industry news
Subscribe Now

Cadence and UMC Collaborate on Certification of Analog/Mixed-Signal Flow for 28HPC+ Process

Certification enables customers to leverage the integrated, comprehensive AMS solution to facilitate accelerated designs on UMC’s most ad Cadence® analog/mixed-signal (AMS) IC design flow has achieved certification for UMC’s 28HPC+ process technology. With this certification, mutual Cadence and UMC customers have access to a comprehensive AMS solution for designing automotive, industrial internet of things (IoT) and artificial intelligence (AI) chips using 28HPC+ technology. The complete AMS flow, based on UMC’s Foundry Design Kit (FDK), includes an actual demonstration circuit with a highly automated circuit design, layout, signoff and verification flow that enables more seamless design on 28HPC+.

The Cadence AMS flow incorporates the proven custom/analog, digital and verification platforms, and supports the broader Cadence Intelligent System Design™ strategy, accelerating SoC design excellence. The AMS flow features integrated standard cell digital capabilities that are well suited for digitally assisted analog designs, and is an ideal solution for customers developing automotive, industrial IoT and AI applications using the 28HPC+ technology.

The complete, certified AMS flow includes the Virtuoso® Analog Design Environment (ADE), Virtuoso Schematic Editor, Virtuoso Layout Suite, Virtuoso Space-Based Router, Spectre® Accelerated Parallel Simulator (APS), Spectre AMS Designer with integrated Xcelium Parallel Logic Simulation, Voltus™-Fi Custom Power Integrity Solution, Innovus™ Implementation System, Quantus™ Extraction Solution and Physical Verification System (PVS). The flow provides the following:

•       Front-end design: Provides corner, statistical and reliability simulation; circuit and device checks; and analog and mixed-signal simulation and verification management.

•       Custom layout design: Offers an advanced, electromigration and parasitic-aware environment that includes schematic-driven layout and module generation, wire-editor and pin-to-trunk routing, symbolic placement, electrically aware design and voltage-dependent rules.

•       Post-layout parasitic simulation and electromigration and IR drop (EM-IR) analysis and integrated signoff: Includes parasitic extraction, DRC, and layout versus schematic (LVS) checks.

•       Mixed-Signal OpenAccess: Enables full interoperability between the Virtuoso and Innovus platforms operating on a single OpenAccess design database, enabling mixed-signal designers to seamlessly perform digital block implementation using Innovus tools directly from within the Virtuoso cockpit.

“In collaboration with UMC, Cadence has delivered a certified, integrated flow for AMS design at 28HPC+ technology based on Cadence’s industry-leading custom/analog, digital and signoff, and verification platforms,” said Wilbur Luo, vice president, product management in the Custom and PCB Group at Cadence. “This certification drives SoC design excellence and allows UMC customers to take advantage of the most advanced tool feature sets for circuit design, performance and reliability verification, automated layout, and block and chip integration, enabling them to design automotive, industrial IoT and AI applications with confidence.”

UMC’s production-ready 28HPC+ process utilizes a high-performance High-k/Metal Gate stack to support broad device options for increased flexibility and performance requirements, targeting a wide range of products such as application processors, cellular basebands, Wi-Fi, DTV/STB, mmWave, etc. The High-k-/metal gate stack and abundant options for core device Vt, various memory bit-cells and under drive/overdrive I/O capabilities help SoC designers realize unmatched cost, performance and battery life.

“Through our collaboration with Cadence, we have developed a comprehensive and unique offering that utilizes the Cadence AMS flow and a UMC design kit to offer a reliable and efficient flow for designing with our 28HPC+ process technology,” said T.H. Lin, director of the IP Development and Design Support division at UMC. “Leveraging the capabilities of this flow, which was created with the intention of providing detailed instructions so that users could improve productivity with UMC’s process, customers can deliver innovative, next-generation products to market faster.”

For more information on the Cadence AMS flow that supports the UMC 28HPC+ process technology, visit www.cadence.com/go/UMC28HPCp.

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com.

About UMC
UMC (NYSE: UMC, TWSE: 2303) is a leading global semiconductor foundry that provides advanced IC production for applications spanning every major sector of the electronics industry. UMC’s comprehensive foundry solutions enable chip designers to leverage the company’s sophisticated technology and manufacturing, which include world-class 28nm High-K/Metal Gate technology, 14nm FinFET volume production, specialty process platforms specifically developed for AI, 5G and IoT applications and the automotive industry’s highest-rated AEC-Q100 Grade-0 manufacturing capabilities for the production of ICs found in vehicles. UMC’s 11 wafer fabs are strategically located throughout Asia and are able to produce more than 600,000 wafers per month. The company employs approximately 18,500 people worldwide, with offices in Taiwan, China, Europe, Japan, Korea, Singapore, and the United States. UMC can be found on the web at http://www.umc.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,011 views