industry news
Subscribe Now

Cadence and Microsoft Collaborate to Facilitate Semiconductor and System Design on the Microsoft Azure Cloud Platform

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced a collaboration with Microsoft to facilitate electronic systems and semiconductor design with the Cadence® Cloud portfolio. Through the collaboration, customers can access the Cadence Cloud-Hosted Design Solution, a Cadence-managed and EDA-optimized design environment that is built on the Microsoft Azure cloud platform and customized for company-specific infrastructure requirements. The collaboration also enables customers who manage their own IT and business relationships with Microsoft to use the Cadence Cloud Passport model to access cloud-ready software tools for use on Azure. The Cadence and Microsoft collaboration enables design engineers to address growing design complexity and get to market faster via the scalability of Azure.

The announcement was made at the 55th annual Design Automation Conference (DAC) being held in San Francisco at Moscone Center West, June 25-28, 2018. Cadence is located in booth 1308 in the main exhibit hall and booth 1245 in the Design Infrastructure Alley. For more information on the Cadence collaboration with Microsoft, please visit www.cadence.com/go/cloudvendorm.

“Microsoft has an effort dedicated to the systems and semiconductor industry, so they have direct experience addressing the exponential increase in engineering design complexity via the cloud,” said Neil Kole, senior vice president and chief information officer, Cadence. “By collaborating closely with Microsoft Azure, we’ve optimized our Cadence-managed and customer-managed Cadence Cloud Portfolio offerings to run on Azure so that customers can achieve aggressive design goals and deliver new electronic products to market faster.”

Kushagra Vaid, GM and distinguished engineer, Azure Hardware Infrastructure, Microsoft Corp said, “With the exponential increase in compute and memory requirements, the cloud is the clear future of chip design. Cadence and Microsoft Azure make a powerful combination to accelerate cloud adoption in the industry. Our mutual customers are benefiting from the flexible Cadence Cloud portfolio of cloud-optimized services and tools coupled with Azure’s focus on silicon design workloads, scalability, and economies of scale to manage exploding demand, reduce costs, and decrease time to market.”

In related news, Cadence today introduced the Cadence Cloud portfolio, the first broad cloud portfolio for the development of electronic systems and semiconductors. See the news release at www.cadence.com/go/cloudnews, and for more detailed information on the full portfolio, please visit www.cadence.com/go/cadencecloudm.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at www.cadence.com

2 thoughts on “Cadence and Microsoft Collaborate to Facilitate Semiconductor and System Design on the Microsoft Azure Cloud Platform”

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
29,704 views