industry news
Subscribe Now

Cadence Accelerates Development of Mobile, Automotive and Hyperscale Systems with the Helium Virtual and Hybrid Studio

The Helium Virtual and Hybrid Studio enables high-performance pre-silicon software validation in virtual and hybrid configurations for5G, mobile, automotive, hyperscale and other markets

SAN JOSE, Calif., September 22, 2021—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the Cadence® Helium™ Virtual and Hybrid Studio, a platform that accelerates the creation of virtual and hybrid prototypes of complex systems. The Helium Studio enables early software bring-up for hardware-software co-verification and co-debug, provides comprehensive support for platform assembly, enables the creation and debug of virtual models and offers a rich library of pre-built virtual models and hybrid adapters. Using the system, verification with a virtual or hybrid model of the SoC is not just orders of magnitude faster than verification with a pure RTL model, it enables early software bring-up before the RTL is available.

Architected to natively integrate with the Cadence verification engines, including the Palladium™ Z2 Enterprise Emulation Platform, the Protium™ X2 Enterprise Prototyping Platform and Xcelium™ Logic Simulator, the new Helium Studio accelerates system development by verifying embedded software/firmware on pure virtual and hybrid configurations even when the RTL is not ready.

Engineers creating next-generation designs, including for mobile, automotive and hyperscale computing applications, need to validate software on a pre-silicon platform to ensure design success and to meet time-to-market schedules. The Helium Studio allows designers to build high-quality virtual and hybrid SoC models. Through the native integration of the runtime software engine with the Helium Studio, the Palladium Z2 platform and the Protium X2 platform, the Helium Studio provides software developers with a uniform debug experience from virtual model to RTL. The Helium Studio features:

• Virtual studio: The system allows GUI-based platform assembly for quick and correct-by-construction platform creation, enabling early software bring-up. Once the platform is assembled, the virtual studio can be used to execute and debug the software stack and the hardware design.
• Hybrid studio: The system allows designers to create hybrid configurations quickly using a rich library of hybrid adapters, transactors and smart memory that optimize communication channels for maximum throughput and are natively integrated in the Palladium and Protium platforms. The new gearshift technology allows users to hot-swap their software bring-up from virtual to RTL, providing high speed when it is needed and high accuracy on the RTL engines when necessary.
• Virtual model library: The system offers a comprehensive virtual model library featuring the latest Arm® technology model portfolio, which includes support for Armv9-A, in which designers can access multiple reference and starter virtual and hybrid platforms that are ready to boot on the latest Linux and Android operating systems, accelerating bring-up time for new platforms.
• Embedded software debug: The system offers uniform and comprehensive multi-core, multi-process debug of embedded software, allowing designers to have greater control and visibility into the software through use of a single debugger that works with software running on virtual platforms and RTL platforms simultaneously. The native integration of the software engine with the virtual and RTL runtime engines enables synchronized hardware-software debug.

“Validating embedded software concurrently with RTL and earlier in the development process is critical to ensuring the success of next-generation mobile, automotive and hyperscale SoC designs,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “Our new Helium Studio takes advantage of our best-in-class verification engines, including the Palladium and Protium dynamic duo, to enable fast software development and benchmarking for power and performance validation. This new system provides designers with a unified platform that accelerates overall verification throughput.”

The new Helium Virtual and Hybrid Studio is part of the broader Cadence verification full flow, which includes Palladium Z2 emulation, Protium X2 prototyping, Xcelium simulation, the JasperGold® Formal Verification Platform, and the vManager™ Verification Management Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day of schedule. The Helium Studio and verification full flow support the company’s Intelligent System Design™ strategy, enabling system innovation. For more information, please visit www.cadence.com/go/HeliumStudio.

Customer Endorsements

“The ability to boot a commercially available OS and run industry benchmarks for our latest GPUs and SoCs before silicon is available is critical for our first-pass success and time-to-market goals. Using the Cadence Helium Virtual and Hybrid Studio, which is natively integrated with the Palladium and Protium platforms, we are able to find and fix many software and RTL bugs pre-silicon. The order of magnitude throughput improvement we achieved with the hybrid platform allowed us to perform long-running tests in a pre-silicon environment. The Helium Studio’s unique gearshift technology lets us hot-swap software execution from virtual to RTL dynamically, giving us the software bring-up speed and the accuracy of RTL when needed. The Helium Studio’s embedded software debug capability enables uniform hardware-software co-debug whether running on software on a virtual core or RTL core.”

-Narendra Konda, senior director of Hardware Engineering at NVIDIA

“Our team is always looking for new ways to shift our software development and debug operations earlier so we can keep up with ever-accelerating time-to-market schedules for our 5G end-device solutions. Using the new Cadence Helium Virtual and Hybrid Studio, we were able to run physical-layer verification for our 5G design and to develop and debug our L2/L3-layer protocol software code two months earlier than our previous designs. We have found that the Helium Studio runs 50-100 times faster in hybrid mode, allowing for quick software code iteration. It natively integrates with the powerful Palladium system capabilities, enabling a smooth transition from virtual to hybrid to full RTL in emulator for hardware and software co-verification, allowing us to accelerate our design schedules by months.”

-Qing Lin, CTO, Cygnus

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Oct 26, 2021
We unpack the demanding PPA requirements for edge AI SoCs, as chip designers turn their attention to edge AI applications such as embedded vision systems. The post Smarter Ways to Meet Your PPA Targets for Edge AI Processors appeared first on From Silicon To Software....
Oct 26, 2021
Component placement is one of the most critical aspects of PCB designing. As the number of components and layers increases, the complexities of placing components increase manifold. Allegro® PCB... [[ Click on the title to access the full blog on the Cadence Community s...
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

What are V³Link SerDes?

Sponsored by Texas Instruments

V³Link ICs are ultra-low latency SerDes that aggregate video, clock, control and GPIO data into a single-wire bidirectional bridge between industry-standard interfaces. Vision-based designs can use V³Link devices to achieve higher resolution, extend cable reach up to 15 meters and reduce system size, weight and power. Learn about the basics of V³Link technology and explore typical applications for V³Link in this training video.

Click here for more information

featured paper

Voltage Balancing Techniques for Series Supercapacitor Connections

Sponsored by Maxim Integrated (now part of Analog Devices)

For applications where supercapacitors need to be charged to more than 2.5V or 2.7V, engineers are forced to connect multiple supercapacitors in a series. This application note reviews the voltage balancing techniques in series supercapacitor connections for Maxim’s MAX38886/MAX38888/MAX38889 backup regulators.

Click to read more

featured chalk talk

Yield Explorer and SiliconDash

Sponsored by Synopsys

Once a design goes to tape-out, the real challenges begin. Teams find themselves drowning in data from design-process-test during production ramp-up, and have to cope with data from numerous sources in different formats in the manufacturing test supply chain. In this episode of Chalk Talk, Amelia Dalton chats with Mark Laird of Synopsys in part three of our series on the Silicon LifeCycle Management (SLM) platform, discussing how Yield Explorer and SiliconDash give valuable insight to engineering and manufacturing teams.

Click here for more on the Synopsys Silicon Lifecycle Management Platform