industry news
Subscribe Now

CacheQ Unveils GPU support for QCC Heterogeneous Compute Development Environment

Delivers Faster Performance, Reduced Development Time for GPU Compute Architectures

LOS GATOS, CALIF., –– January 18, 2023 –– CacheQ Systems, Inc. today announced GPU support for its QCC Acceleration Platform, a heterogenous compute development environment delivering faster performance and reduced development time for computer architectures including multi-core processors, GPUs and field programmable gate arrays (FPGA). 

“Demand for hardware acceleration using GPUs and other heterogenous compute hardware is growing exponentially,” remarks Clay Johnson, CEO and co-founder of CacheQ Systems, developer of heterogeneous acceleration solutions. “Our goal is to simplify high-performance data center and edge-computing application development. The QCC Acceleration Platform meets that goal and will enable new solutions across a variety of applications, including life sciences, financial trading, government, oil and gas exploration and industrial IoT.”

The QCC Acceleration Platform Advantage

GPU deployment has advanced at a rapid pace in the last five years, and the yearly $25 billion dollar industry is expected to continue growing at approximately 33% CAGR through 2028.  

Heterogeneous compute systems such as multicore processors, GPUs as well as FPGAS attached to these processing systems have relied on software tools supported by hardware vendors and the open-source community. These tools traditionally relied upon software developers to pass information to the compilers to express parallelism in their code accomplished through hardware-specific APIs such as CUDA from NVIDIA, HIP from AMD, and oneAPI from Intel.  

Other efforts attempt to support pragmas embedded in C, C++, and Fortran through OpenACC, OpenMP, and OpenCL. All require deep knowledge of the target hardware to control memory copy and synchronization events, create teams of threads, manually remove loop carry dependencies, race conditions, and to add summations to achieve performance and correct code behavior on parallel compute units.

CacheQ QCC is the first compiler platform to automatically extract parallelism from standard C, C++, and Fortran code without requiring the developer to explicitly communicate parallelism to the compiler. QCC automatically accelerates applications using a variety of hardware, exceeding the performance of pragma-based approaches and can approach hand-coded API solutions with minimal hardware knowledge. This allows a developer to write generic code and target high-performance hardware at compile time without refactoring code, or refactoring in such a way that it is not target hardware specific and is easily functionally verifiable.

Based on the proprietary CacheQ virtual machine (CQVM), the QCC Acceleration Platform is a heterogenous compute development environment that converts serial high-level language (HLL) code into a parallel representation in less than 30 seconds for the most complex designs. It supports code profiling, utilization estimates, performance simulation, memory configuration and partitioning across a variety of compute engine processors including GPUs, x86, Arm and RISC-V, and FPGAs prior to generating a compute executable.

Features include a development environment with uniform drivers, protected containers and support for multiple boards from multiple vendors. Its design analysis offers profiling, performance simulation and memory activity reporting. An optimization capability adds code unrolling, user-driven memory configuration, and automatic and user-guided partitioning. 

The FPGA implementation includes a resource estimator, pre-configured shells, multiple boards and parts, and implementation tool automation. The memory implementation supports automatic integration, multi-port/multi-access and striping.

Availability and Pricing

The QCC Acceleration Platform is shipping now in limited volume with general availability in project to be in late 2023. The 0.18 release supports GPUs from nVidia and AMD, FPGA accelerator boards from Xilinx, and CPUs from Intel, AMD, Arm, Apple, and RISC-V.  

Pricing is available on request.

Visit the CacheQ website for additional information, or requests for a demonstration or early access to the QCC Acceleration Platform.

About CacheQ Systems

CacheQ Systems, headquartered in Los Gatos, Calif., with a development center in Longmont, Colo., was founded in 2018 to accelerate performance and simplify development of data center and edge-computing applications executing on processors and single or multi FPGAs. Its QCC Acceleration Platform reduces development time and increases acceleration, enabling software developers to implement heterogeneous compute solutions leveraging processors, GPUs and FPGAs with limited hardware architecture knowledge. More information can be found at the CacheQ Systems website.

Leave a Reply

featured blogs
Jan 27, 2023
Wow, it's already the last Friday in January, so time for one of my monthly update posts where I cover anything that doesn't justify its own full post or which is an update to something I wrote about earlier. Automotive Security I have written about automotive secur...
Jan 26, 2023
By Slava Zhuchenya Software migration can be a dreaded endeavor, especially for electronic design automation (EDA) tools that design companies… ...
Jan 24, 2023
We explain embedded magnetoresistive random access memory (eMRAM) and its low-power SoC design applications as a non-volatile memory alternative to SRAM & Flash. The post Why Embedded MRAMs Are the Future for Advanced-Node SoCs appeared first on From Silicon To Software...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....

featured video

Synopsys 224G & 112G Ethernet PHY IP OIF Interop at ECOC 2022

Sponsored by Synopsys

This Featured Video shows four demonstrations of the Synopsys 224G and 112G Ethernet PHY IP long and medium reach performance, interoperating with third-party channels and SerDes.

Learn More

featured chalk talk

Automotive Electronic Seat Control

Sponsored by Infineon

Today’s automotive seat design must keep in mind size, cost, battery life and passing EMC testing. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon investigate the newest innovations in automotive electronic seat control. They take a closer look at the anatomy of power seats today, the role that an ECU plays in the control of electronic seats and how Infineon chip set offerings can help you with your next smart power seat design.

Click here for more information about information about Infineon Seat Control