industry news
Subscribe Now

Arteris Selected by Rain AI for Use in the Next Generation of AI

Optimizing on-chip mesh connectivity with Arteris’ FlexNoC 5 physically aware network-on-chip enables Rain AI to realize faster data transfers at ultra-low power to achieve record performance for Generative AI and Edge AI computing at scale.

CAMPBELL, Calif. – January 30, 2024 – Arteris, Inc. (Nasdaq: AIP), a leading provider of system IP which accelerates system-on-chip (SoC) creation, today announced that Rain AI, an AI company building the world’s most cost and energy efficient hardware for AI, has selected Arteris’ FlexNoC 5 physically aware network-on-chip (NoC) IP. The company will utilize the Arteris interconnect IP for its AI accelerator family. The on-chip connectivity enabled by Arteris’ IP supports the design of an advanced mesh network topology for superior performance that helps support Rain AI’s digital in-memory compute for AI workloads.

The core of Rain AI’s endeavor lies in co-designing fundamental innovations across software, hardware, and algorithms to both speed up processing and lower power consumption. The mesh network-on-chip topology design for on-chip connectivity is a cutting-edge approach to solve the technical challenge of maintaining high performance while interconnecting various AI processing elements. Arteris’ FlexNoC 5, connecting a mesh topology for high-density AI computing, will enable Rain AI to achieve optimal performance at a lower cost of operation.

“The AI problem is an energy problem. Creating a future with abundant and scalable artificial intelligence is critical for the AI revolution,” said William Passo, CEO of Rain AI. “The right NoC is critical for AI computing and Arteris FlexNoC 5 was an easy choice given its unmatched product performance including ultra-low power, lowest latency, and highest bandwidth, along with deep expert support and proven track record in reducing time to market.”

Rain AI is on a mission to build the compute platform for the future of AI, including training and inference on the same platform to enable scale on-device AI. Utilizing the versatility of the RISC-V instruction set architecture (ISA) and the proven high-performance NoC IP from Arteris, Rain AI expects to deliver products that outperform GPUs and are radically more cost-effective. 

“We are very excited to support Rain AI in their vision to transform AI compute through their novel approach to machine learning,” stated K. Charles Janac, president and CEO of Arteris. “FlexNoC 5’s ability to deliver high performance, flexibility and scalability was a great fit for Rain AI’s approach to redefining compute for Generative AI and on-device AI applications.”

Arteris remains steadfast in its commitment to delivering state-of-the-art system IP products, empowering innovators like Rain AI to achieve groundbreaking advancements in semiconductor technology. Learn more about FlexNoC 5 and solutions for AI at arteris.com. 

About Arteris

Arteris is a leading provider of system IP for the acceleration of system-on-chip (SoC) development across today’s electronic systems. Arteris network-on-chip (NoC) interconnect IP and SoC integration automation technology enable higher product performance with lower power consumption and faster time to market, delivering better SoC economics so its customers can focus on dreaming up what comes next. Learn more at arteris.com.

About Rain AI

Rain AI is creating a future with abundant and scalable artificial intelligence. They’re building the world’s most cost and energy efficient hardware for AI. Their products achieve an order of magnitude improvement over the status quo by co-designing every layer of the AI stack.

Rain AI is currently a Series A stage startup and backed by world leaders in AI, including Sam Altman (OpenAI), Y Combinator, Daniel Gross, Jaan Tallinn, Founders X Fund, Airbus Ventures, and Grep VC. Learn more at rain.ai

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
30,042 views