industry news
Subscribe Now

Aldec’s New HES FPGA Accelerator Board Targets HPC, HFT and Prototyping Applications plus Hits the ‘Price/Performance’ Sweet Spot

Henderson, USA – May 4, 2020 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has launched a new FPGA accelerator board for high performance computing (HPC), high frequency trading (HFT) applications and high speed FPGA prototyping. The HES-XCKU11P-DDR4 is a 1U form factor board featuring a Xilinx Kintex® UltraScale+™ FPGA, a PCIe interface and two QSFP-DD connectors (providing a total of up to 400Gbit/s bandwidth), and which hits the ideal sweet spot between speed, logic cells, low power draw and price.

The new product, which joins Aldec’s popular range of FPGA accelerators and prototyping boards also features an FMC HPC connector for interfacing with Aldec’s FMC daughter cards; the industry’s widest range of FPGA mezzanine cards and the newest addition of which is the FMC-NVMe high-bandwidth, low-latency memory extension card. In addition, the HES-XCKU11P-DDR4’s FMC HPC connector is compliant with the ANSI/VITA 57.1 standard and provides easy extension to similarly compliant peripherals.

“When developing this new FPGA accelerator board our goal was to achieve an ideal compromise between performance, expandability and price, and thus help users rise to some of today’s most advanced computing and/or networking challenges using FPGA acceleration,” comments Zibi Zalewski, General Manager of Aldec’s Hardware Division.

The ‘DDR4’ in the new product’s name reflects its ability to connect with an external DDR4 memory module via a SO-DIMM memory socket while latest generation QSFP-DD connectors enable network acceleration and wired communication projects. As for the Xilinx Kintex Ultrascale+ device at the heart of Aldec’s new board it is the XCKU11P-FFVE1517 (-3 speed grade) and has 653K system logic cells, 597K CLB flip-flops, 299K CLB LUTs, 21.1Mb total block RAM, 22.5Mb UltraRAM, and 2,928 DSP slices.

Zalewski concludes: “By combining the benefits of this cost-effective Xilinx FPGA with those of the other resources on our new HES board we have not only created a compact and powerful product suitable for a variety of complex engineering applications, but also done so at an affordable price. We believe our HES-XCKU11P-DDR4 represents a unique and game-changing value proposition for FPGA compute acceleration along with network and storage applications.”

About HES

Aldec offers a portfolio of versatile HES™ FPGA Accelerator boards based on the largest and industry leading FPGAs of the Xilinx® Virtex UltraScale+, UltraScale, Virtex-7 families and Microchip® PolarFire and SmartFusion2 families. The boards are architected to allow for easy expansion using standardized FMC and BPX daughter card connectors. 

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Enabling the Evolution of E-mobility for Your Applications
The next generation of electric vehicles, including trucks, buses, construction and recreational vehicles will need connectivity solutions that are modular, scalable, high performance, and can operate in harsh environments. In this episode of Chalk Talk, Amelia Dalton and Daniel Domke from TE Connectivity examine design considerations for next generation e-mobility applications and the benefits that TE Connectivity’s PowerTube HVP-HD Connector Series bring to these designs.
Feb 28, 2024
6,808 views