industry news
Subscribe Now

Agile Analog partners with sureCore on CryoCMOS project

Enabling control and measurement within the cryostat.

Cambridge, UK. 5 December 2023. Agile Analog, the analog IP innovators, is collaborating with sureCore, the ultra-low power embedded memory specialist, to implement a cryogenic control ASIC on the GlobalFoundries 22FDX process. This is part of a funded project focused on the development of cryogenic CMOS to enable the next generation of scalable quantum computers.

The consortium members created cryogenic SPICE models for the GF 22FDX process technology, and sureCore had used these to recharacterize standard cell and IO cell libraries, as well as developing low power SRAM, ROM and Register File Compilers. These cryogenic IP libraries are being used to enable the development of a test chip that will allow measurement of performance at cryogenic temperatures. Agile Analog is working closely with sureCore to implement and verify its solution.

According to Barry Paterson, CEO of Agile Analog:

“We were delighted when sureCore approached us to undertake the physical design required to create a test chip for this cutting-edge project. Integrating control and measurement electronics capable of operation down to 4 Kelvin is critical to enabling quantum computer scaling. I am pleased that Agile Analog can participate in the development of this technology.”

Agile Analog completed the synthesis, floor planning, place and route, and design closure steps to ensure that the cryogenic test chip would be able to act as a qualification test vehicle, in order to prove that the approach adopted by this project could be a viable solution for cryogenic control ASICs.

Semiconductor process technologies are typically characterized for operation from -40C to 125C. However, in the world of quantum computing, where operational qubits demand temperatures even lower than 4K, co-locating the control electronics close to the qubits within the cryostat is crucial for quantum computer scaling. To achieve their true potential, there is a need to dramatically increase the number of qubits, from the several hundred that is possible today to millions. These qubits have to be controlled, and currently this is done by using external control electronics housed outside of the cryostat at room temperature. By generating semiconductor IP that can operate at cryogenic temperatures, quantum computing developers can quickly design their own control ASICs that can be co-located with the qubits in the cryostat.

Paul Wells, CEO of sureCore, commented on this collaboration:

“Agile Analog have a unique blend of skillsets that make them the ideal partner. Their expertise and sheer professionalism ensured that we were able to work extremely closely and identify critical issues early in the project, meaning that the physical design flow proceeded in a smooth and predictable manner. Having been on both sides of the fence I can say that they are one of the best design services teams I have come across in my 35 year career.”

Barry Paterson concluded:

“The Agile Analog team is pleased to be able to support sureCore, and the other consortium members, with the implementation of this platform. We have gained invaluable experience in working at challenging temperatures. The pathway to advanced quantum computers with millions of qubits relies on integrating the control and measurement within the cryostat. We can use the knowledge acquired during this project to make a range of our analog IP, including our data converters, available with support for these cryogenic temperatures. We are already having initial discussions with potential partners about delivering these solutions.”

Agile Analog – Analog IP the way you want it

Agile Analog is transforming the world of analog IP with Composa™, its innovative, highly configurable, multi-process analog IP technology. Headquartered in Cambridge, UK, with a growing number of customers across the globe, Agile Analog has developed a unique way to automatically generate analog IP that meet the customer’s exact specifications, for any foundry and on any process, from legacy nodes right up to the leading edge. The company provides a wide-range of novel analog IP and subsystems for data conversion, power management, IC monitoring, security and always-on domains, with applications including; data centers/HPC, IoT, AI, quantum computing, automotive, and aerospace. The digitally wrapped and verified solutions can be seamlessly integrated into any SoC, significantly reducing complexity, time and costs, helping to accelerate innovation in semiconductor design.

sureCore  When low power is paramount

sureCore, the ultra-low power, embedded memory specialist, is the low-power innovator who empowers the IC design community to meet aggressive power budgets through a portfolio of ultra-low power memory design services and standard IP products. sureCore’s low-power engineering methodologies and design flows meet the most exacting memory requirements with a comprehensive product and design services portfolio that create clear market differentiation for customers. The company’s low-power product line encompasses a range of close to near-threshold, silicon proven, process-independent SRAM IP.

Leave a Reply

featured blogs
Jul 12, 2024
I'm having olfactory flashbacks to the strangely satisfying scents found in machine shops. I love the smell of hot oil in the morning....

featured video

Unleashing Limitless AI Possibilities with FPGAs

Sponsored by Intel

Industry experts discuss real-world AI solutions based on Programmable Logic, or FPGAs. The panel talks about a new approach called FPGAi, what it is and how it will revolutionize how innovators design AI applications.

Click here to learn more about Leading the New Era of FPGAi

featured paper

Navigating design challenges: block/chip design-stage verification

Sponsored by Siemens Digital Industries Software

Explore the future of IC design with the Calibre Shift left initiative. In this paper, author David Abercrombie reveals how Siemens is changing the game for block/chip design-stage verification by moving Calibre verification and reliability analysis solutions further left in the design flow, including directly inside your P&R tool cockpit. Discover how you can reduce traditional long-loop verification iterations, saving time, improving accuracy, and dramatically boosting productivity.

Click here to read more

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023