industry news
Subscribe Now

Accellera’s Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization

New IEEE P3164 Working Group to address security concerns for IP providers

Elk Grove, Calif., January 17, 2023 — Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that its Security Annotation for Electronic Design Integration (SA-EDI) Standard 1.0 has been contributed to the IEEE for the development of the P3164 draft standard.

The IEEE P3164 Working Group will be established at the kick-off meeting on February 14 and will drive the ongoing progression of the SA-EDI standard. Developed by Accellera’s IP Security Assurance (IPSA) Working Group, SA-EDI 1.0 defines a specification that documents security concerns for hardware IP and its associated components when integrated into an integrated circuit (IC). The standard is design-, product-, and tool-independent.

“As a result of our longstanding partnership with the IEEE, our standards are able to achieve widespread global recognition and use,” stated Lu Dai, Chair of Accellera. “We anticipate that as the IEEE P3164 Working Group gets underway, this standard will be of tremendous benefit to IP providers and silicon integrators around the world as they work to reduce security risks in their IP.”

“SA-EDI 1.0 has been in the hands of the community for over a year and has already helped a number of providers in their quest to identify security issues,” stated Brent Sherman, IPSA Working Group Chair. “The standard is low overhead, non-disruptive, and scalable across multiple target implementations. We look forward to the continued work within the IEEE P3164 Working Group to continue to advance the standard.” Sherman will begin his new role as Chair of the IEEE P3164 Working Group at the first meeting next month.

If you would like to participate in the IEEE P3164 Working Group, the kick-off meeting will be held virtually on February 14, 1:00 PM-3:00 PM ET. Registration for the kick-off meeting is now open.

To indicate your interest in the working group to receive ballot invitations and other notifications about the project, click here.

More information and Background on SA-EDI 1.0:
Accellera’s Board of Directors approved SA-EDI 1.0 for release in July 2021. To learn more about the SA-EDI Standard and how it can help IP providers identify security concerns, there are resources on Accellera’s IP Security Assurance Working Group page as well as the IEEE Security Annotation for Electronic Design Integration page.

About Accellera

Accellera Systems Initiative is an independent, not-for-profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter and LinkedIn or to comment, please use #accellera. Accellera Global Sponsors are Cadence, Siemens EDA, and Synopsys.

Leave a Reply

featured blogs
Jan 27, 2023
Wow, it's already the last Friday in January, so time for one of my monthly update posts where I cover anything that doesn't justify its own full post or which is an update to something I wrote about earlier. Automotive Security I have written about automotive secur...
Jan 26, 2023
By Slava Zhuchenya Software migration can be a dreaded endeavor, especially for electronic design automation (EDA) tools that design companies… ...
Jan 24, 2023
We explain embedded magnetoresistive random access memory (eMRAM) and its low-power SoC design applications as a non-volatile memory alternative to SRAM & Flash. The post Why Embedded MRAMs Are the Future for Advanced-Node SoCs appeared first on From Silicon To Software...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....

featured video

Synopsys 224G & 112G Ethernet PHY IP OIF Interop at ECOC 2022

Sponsored by Synopsys

This Featured Video shows four demonstrations of the Synopsys 224G and 112G Ethernet PHY IP long and medium reach performance, interoperating with third-party channels and SerDes.

Learn More

featured chalk talk

Enabling Digital Transformation in Electronic Design with Cadence Cloud

Sponsored by Cadence Design Systems

With increasing design sizes, complexity of advanced nodes, and faster time to market requirements - design teams are looking for scalability, simplicity, flexibility and agility. In today’s Chalk Talk, Amelia Dalton chats with Mahesh Turaga about the details of Cadence’s end to end cloud portfolio, how you can extend your on-prem environment with the push of a button with Cadence’s new hybrid cloud and Cadence’s Cloud solutions you can help you from design creation to systems design and more.

Click here for more information about Cadence Cloud Portfolio