industry news
Subscribe Now

Accellera’s Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization

New IEEE P3164 Working Group to address security concerns for IP providers

Elk Grove, Calif., January 17, 2023 — Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that its Security Annotation for Electronic Design Integration (SA-EDI) Standard 1.0 has been contributed to the IEEE for the development of the P3164 draft standard.

The IEEE P3164 Working Group will be established at the kick-off meeting on February 14 and will drive the ongoing progression of the SA-EDI standard. Developed by Accellera’s IP Security Assurance (IPSA) Working Group, SA-EDI 1.0 defines a specification that documents security concerns for hardware IP and its associated components when integrated into an integrated circuit (IC). The standard is design-, product-, and tool-independent.

“As a result of our longstanding partnership with the IEEE, our standards are able to achieve widespread global recognition and use,” stated Lu Dai, Chair of Accellera. “We anticipate that as the IEEE P3164 Working Group gets underway, this standard will be of tremendous benefit to IP providers and silicon integrators around the world as they work to reduce security risks in their IP.”

“SA-EDI 1.0 has been in the hands of the community for over a year and has already helped a number of providers in their quest to identify security issues,” stated Brent Sherman, IPSA Working Group Chair. “The standard is low overhead, non-disruptive, and scalable across multiple target implementations. We look forward to the continued work within the IEEE P3164 Working Group to continue to advance the standard.” Sherman will begin his new role as Chair of the IEEE P3164 Working Group at the first meeting next month.

If you would like to participate in the IEEE P3164 Working Group, the kick-off meeting will be held virtually on February 14, 1:00 PM-3:00 PM ET. Registration for the kick-off meeting is now open.

To indicate your interest in the working group to receive ballot invitations and other notifications about the project, click here.

More information and Background on SA-EDI 1.0:
Accellera’s Board of Directors approved SA-EDI 1.0 for release in July 2021. To learn more about the SA-EDI Standard and how it can help IP providers identify security concerns, there are resources on Accellera’s IP Security Assurance Working Group page as well as the IEEE Security Annotation for Electronic Design Integration page.

About Accellera

Accellera Systems Initiative is an independent, not-for-profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit Find out more about membership. Follow @accellera on Twitter and LinkedIn or to comment, please use #accellera. Accellera Global Sponsors are Cadence, Siemens EDA, and Synopsys.

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

How to Deliver Rock-Solid Supply in a Complex and Ever-Changing World

Sponsored by Intel

A combination of careful planning, focused investment, accurate tracking, and commitment to product longevity delivers the resilient supply chain FPGA customers require.

Click here to read more

featured chalk talk

Energy Storage Systems
Sponsored by Mouser Electronics and Amphenol
Increasing electric vehicle sales, decreasing battery sales, and a shift in energy consumption has made energy storage systems more important than ever before. In this episode of Chalk Talk, Amelia Dalton chats with Gijs Werner from Amphenol FCI Basics about the functions and components involved in commercial energy storage systems, residential energy storage systems and EV charging stations. They investigate the qualifications needed for connectors in energy storage systems and what kind of connectors Amphenol FCI Basics offers for your next energy storage system design.
Apr 3, 2023