industry news
Subscribe Now

Accellera Announces the Formation of the Clock Domain Crossing Working Group

New Working Group to Focus on Defining a Standard CDC Collateral Specification

Elk Grove, Calif., January 17, 2023 — Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today the formation of the Clock Domain Crossing (CDC) Working Group (WG). The charter of the new working group is to define a standard CDC collateral specification to ease SoC integration.

“Accellera’s mission is to collaborate to innovate and deliver global standards that improve design and verification productivity for electronics products,” stated Lu Dai, Chair of Accellera. “Our newest working group will address the current incompatibility of collateral generated by different CDC verification tools, which will help to greatly improve productivity. If you’re not currently a member of Accellera and would like to help shape the development of this standard, we encourage you to join and provide your input.”

“Our objective is to develop a standard format to capture CDC/RDC/Glitch intent,” stated Dammy Olopade, CDC Working Group Chair. “This will enable interoperability of CDC collateral generated by different CDC verification tools. We have been meeting as a proposed working group since September, and there has already been tremendous industry support. During the upcoming working group meetings, we will focus on the effort to produce a normative Language Reference Manual (LRM),” Olopade concluded.

Background on Clock Domain Crossing Standardization
SoC teams cannot reuse IP-level CDC collateral in the SoC environment if both teams use different CDC verification tools. This scenario is causing a CDC verification problem when the SoC teams source IP from IP providers that use a different tool for their own CDC verification. To perform holistic SoC-level verification, additional resources are needed to reconverge the IP with the verification tool used by the SoC team. Redoing IP-level CDC verification is time consuming and labor intensive. Standardization on CDC collateral will bring significant benefits to not only product companies, but also IP design houses, EDA tool companies, and the entire ecosystem.

The first CDC Working Group meeting will be held Wednesday, January 18, 7:00-9:00am PT. The initial meeting will focus on the goals for the working group, its structure, and a timeline. For more information about the CDC WG, visit here. If you are not already an Accellera member and are interested in joining to participate in the working group and the ongoing development of the standard, visit here

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for-profit organization dedicated to create, support, promote and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter and LinkedIn or to comment, please use #accellera. Accellera Global Sponsors are: Cadence, Siemens EDA, and Synopsys.

Leave a Reply

featured blogs
Jan 27, 2023
Wow, it's already the last Friday in January, so time for one of my monthly update posts where I cover anything that doesn't justify its own full post or which is an update to something I wrote about earlier. Automotive Security I have written about automotive secur...
Jan 26, 2023
By Slava Zhuchenya Software migration can be a dreaded endeavor, especially for electronic design automation (EDA) tools that design companies… ...
Jan 24, 2023
We explain embedded magnetoresistive random access memory (eMRAM) and its low-power SoC design applications as a non-volatile memory alternative to SRAM & Flash. The post Why Embedded MRAMs Are the Future for Advanced-Node SoCs appeared first on From Silicon To Software...
Jan 19, 2023
Are you having problems adjusting your watch strap or swapping out your watch battery? If so, I am the bearer of glad tidings....

featured video

Synopsys 224G & 112G Ethernet PHY IP OIF Interop at ECOC 2022

Sponsored by Synopsys

This Featured Video shows four demonstrations of the Synopsys 224G and 112G Ethernet PHY IP long and medium reach performance, interoperating with third-party channels and SerDes.

Learn More

featured chalk talk

TE APL: Flexibility for Any Use

Sponsored by Mouser Electronics and TE Connectivity

Connectors can make a big difference when it comes to reducing system complexity and ease of use but did you know they can also help with automation and sustainability as well? In this episode of Chalk Talk, Amelia Dalton and Anita Costamagna from TE discuss TE’s APL Connectivity solutions. They dig into the details of these connector solutions and how you can get started using these connector solutions in your next design.

Click here for more information about TE Connectivity Appliance Solutions