industry news
Subscribe Now

Accellera Announces Standardization Initiative to Address Design Automation and Tool Interoperability for Functional Safety

Proposed Working Group established to determine industry interest for a standard to support a functional safety flow

Elk Grove, Calif., October 28, 2019 — Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today the formation of a Proposed Working Group (PWG) to focus on a standard to enable tool interoperability between Failure Modes, Effects, and Diagnostic Analysis (FMEDA) for functional safety and the design and verification flow of electronic circuits and systems.

“Functional safety is a requirement for safety-critical applications,” stated Lu Dai, Chair of Accellera. “The purpose of the PWG is to explore industry interest and to determine the level of commitment in moving forward with standardization efforts. Our standardization initiatives are user-driven, and we look forward to feedback from the community in the coming months to help us determine our efforts in this area.”

“The EDA industry is already developing tools to perform functional safety analysis and this initiative aims at improving interoperability to capture, propagate, and trace the safety intent and optimizations through an EDA solution and across FMEDA tools,” stated Martin Barnasconi, Accellera Technical Committee Chair. “We invite companies active in this domain to share their best practices, requirements, and expectations on what a functional safety standard should encompass.”

The first Functional Safety Proposed Working Group meeting will be held Friday December 6 at NXP Semiconductors, Schatzbogen 7, 81829 Munich, Germany. The meeting is planned from 10am to 4pm CEST and will include presentations on industry best practices and requirements, and will explore directions for standardization. Attendance is open to everyone, but registration is required. For more information on the Functional Safety PWG, visit here.

Participants in the PWG do not need to be from Accellera member companies.

Background on Functional Safety Proposed Working Group

There is significant activity ongoing in the EDA community to enable functional safety as a part of the design and verification flow. There have been various discussions on the need for a standardized language or format to specify functional safety information and enable tool interoperability. The objective of the PWG is to explore the need for a unified approach to enable a functional safety solution.

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: Cadence; Mentor, A Siemens Business; and Synopsys.

Leave a Reply

featured blogs
Feb 20, 2020
Although I've been exposed to some amazing things in academic and research settings, I can't recall seeing anything this versatile in the public domain....
Feb 19, 2020
AI/ML at DVCon: From Theory to Application  Bringing Hierarchy to DFT Formal Flow for Automotive Safety  Todd Westerhoff on the Value of Solid Design Skills Siemens develops validation program to accelerate AV development AI/ML at DVCon: From Theory to Application M...
Feb 15, 2020
[From the last episode: We looked in more detail at the characteristics of threads.] Last week we ended with a question: we'€™re talking about threads running at the same time, in parallel, but'€¦ if you have only one CPU, how would that even work? That'€™s totally not ...
Feb 13, 2020
J.R. Bonnefoy, Systems Engineer at Samtec, walks us through a live product demonstration of a 70 GHz, high-performance test point system. This demo, from DesignCon 2020, incorporates two new high-performance products.  The demo is based on Samtec'€™s 56 Gbps PAM4 Produ...

Featured Video

Industry’s First USB 3.2 Gen 2x2 Interoperability Demo -- Synopsys & ASMedia

Sponsored by Synopsys

Blazingly fast USB 3.2 Gen 2x2 are ready for your SoC. In this video, you’ll see Synopsys and ASMedia demonstrate the throughput available with Synopsys DesignWare USB 3.2 IP.

Learn more about Synopsys USB 3.2