industry news
Subscribe Now

Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions

  • Expands use cases to foster development of innovative new video bridging applications using the latest generation processors, displays and sensors
  • Design flexibility, unique programmability and high performance of CrossLink make it ideal for broad markets including consumer, industrial and automotive
  • Designs based on CrossLink IP use up to 40% less logic than previous versions with reduced power consumption while enabling more functionality

PORTLAND, OR – February 21, 2017 – Lattice Semiconductor Corporation (NASDAQ: LSCC), the leading provider of customizable smart connectivity solutions, today announced the expansion of its Lattice CrossLink™ programmable ASSP (pASSP) solutions to enable new video bridging capabilities with the release of three new CrossLink intellectual property (IP) and two new CrossLink demonstration platforms showcasing MIPI® DSI to LVDS and CMOS to MIPI CSI-2. Reinforcing Lattice’s commitment to provide bridging solutions for consumer, industrial, and automotive applications, the company has optimized existing CrossLink IP to save logic resources and lower power consumption.

The CrossLink product was designed to address the challenges of today’s rapidly changing I/O landscape by offering designers a new way to develop high performance, low power and compact bridging solutions. Since the product introduction less than a year ago, Lattice has seen strong interest from customers to expand beyond typical early applications of the CrossLink product for simple interface conversion, merging and muxing of image sensors, application processors and displays.

By optimizing existing IP, leveraging new IP and development platforms, along with additional resources, Lattice can offer more solutions for a greater variety of bridging applications that captures the best of both worlds with the combined the flexibility and fast time to market of an FPGA and the power and functional optimization of an ASSP.

“The new CrossLink IP and solutions will enable our customers to adopt cameras and displays with the latest mobile interface technology to reduce overall system cost, power and size, while accelerating the design cycle of their next-generation products,” said C.H. Chee, senior director of marketing, mobile & consumer division at Lattice Semiconductor. “As inventors of the first programmable bridging device, and the world’s fastest MIPI D-PHY bridging device, Lattice is committed to delivering a low cost bridging solution with the highest bandwidth, lowest power and smallest footprint.” 

Key features of the new CrossLink pASSP IP solutions include:

New IPs

New Technology Demonstration Platforms

  • CMOS to MIPI CSI-2 Camera Bridging Demonstration
    • o   Connects a popular image sensor with MIPI DPI CMOS-type pixel bus to the CSI-2 input on the application processor
    • o   MIPI DSI to LVDS display bridging demonstration
    • o   Connects the applications processor to a Dual Link LVDS display
  • MIPI DSI to LVDS Interface Bridging Demonstration
    • o   Connects mobile application processors to large format LVDS displays
    • o   Demonstrates the ability for industrial displays to interface to high volume, high performance mobile Application Processors.

Additional Resources

  • Full suite of CrossLink IP can be accessed here: http://bit.ly/2k84sQb
  • New CrossLink IPs available in Clarity Designer can be downloaded with Lattice Diamond 3.9 here:

http://www.latticesemi.com/en/Products/DesignSoftwareAndIP/FPGAandLDS/LatticeDiamond.aspx

CrossLink evaluation boards with the new IPs are available now from Lattice and its distributors. To learn more, please visit www.latticesemi.com/CrossLink.

About Lattice Semiconductor

Lattice Semiconductor (NASDAQ: LSCC) provides smart connectivity solutions powered by our low power FPGA, video ASSP, 60 GHz millimeter wave, and IP products to the consumer, communications, industrial, computing, and automotive markets worldwide. Our unwavering commitment to our customers enables them to accelerate their innovation, creating an ever better and more connected world.

 

For more information about Lattice please visit www.latticesemi.com.  You can also follow us via LinkedInTwitterFacebookYouTube or RSS.

Leave a Reply

featured blogs
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 30, 2022
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... ...
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Demo: Achronix Speedster7t 2D NoC vs. Traditional FPGA Routing

Sponsored by Achronix

This demonstration compares an FPGA design utilizing Achronix Speedster7t 2D Network on Chip (NoC) for routing signals with the FPGA device, versus using traditional FPGA routing. The 2D NoC provides a 40% reduction in logic resources required with 40% less compile time needed versus using traditional FPGA routing. Speedster7t FPGAs are optimized for high-bandwidth workloads and eliminate the performance bottlenecks associated with traditional FPGAs.

Subscribe to Achronix's YouTube channel for the latest videos on how to accelerate your data using FPGAs and eFPGA IP

featured paper

Integrating multiple functions within a housekeeping MSP430 microcontroller

Sponsored by Texas Instruments

Adding a small, low-cost microcontroller (MCU) for simple housekeeping functions can benefit many board designs. This housekeeping (or secondary) MCU is not the main host processor in the system, but it can handle several important system-level functions such as LED control or input/output (I/O) expansion. This article will explain how integrating a multifunction housekeeping MCU in your system can help lower bill-of-materials (BOM) costs, save board space, and best of all simplify your design.

Click to read more

featured chalk talk

Reduce Power System Needs with Multichannel Power Monitors

Sponsored by Mouser Electronics and Microchip

Power monitors can be very effective in terms of power management for a variety of designs and the use of a multichannel power monitors can not only lower your overall system power but also lower your code overhead, simplify prototyping and event detection. In this episode of Chalk Talk, Amelia Dalton chats with Mitch Polonsky from Microchip about the benefits of multichannel power monitors and how Microchip’s PAC194x and PAC195x can help you monitor your power in your next design.

Click here for more information about Microchip Technology PAC194x & PAC195x Monitors