industry news
Subscribe Now

Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions

  • Expands use cases to foster development of innovative new video bridging applications using the latest generation processors, displays and sensors
  • Design flexibility, unique programmability and high performance of CrossLink make it ideal for broad markets including consumer, industrial and automotive
  • Designs based on CrossLink IP use up to 40% less logic than previous versions with reduced power consumption while enabling more functionality

PORTLAND, OR – February 21, 2017 – Lattice Semiconductor Corporation (NASDAQ: LSCC), the leading provider of customizable smart connectivity solutions, today announced the expansion of its Lattice CrossLink™ programmable ASSP (pASSP) solutions to enable new video bridging capabilities with the release of three new CrossLink intellectual property (IP) and two new CrossLink demonstration platforms showcasing MIPI® DSI to LVDS and CMOS to MIPI CSI-2. Reinforcing Lattice’s commitment to provide bridging solutions for consumer, industrial, and automotive applications, the company has optimized existing CrossLink IP to save logic resources and lower power consumption.

The CrossLink product was designed to address the challenges of today’s rapidly changing I/O landscape by offering designers a new way to develop high performance, low power and compact bridging solutions. Since the product introduction less than a year ago, Lattice has seen strong interest from customers to expand beyond typical early applications of the CrossLink product for simple interface conversion, merging and muxing of image sensors, application processors and displays.

By optimizing existing IP, leveraging new IP and development platforms, along with additional resources, Lattice can offer more solutions for a greater variety of bridging applications that captures the best of both worlds with the combined the flexibility and fast time to market of an FPGA and the power and functional optimization of an ASSP.

“The new CrossLink IP and solutions will enable our customers to adopt cameras and displays with the latest mobile interface technology to reduce overall system cost, power and size, while accelerating the design cycle of their next-generation products,” said C.H. Chee, senior director of marketing, mobile & consumer division at Lattice Semiconductor. “As inventors of the first programmable bridging device, and the world’s fastest MIPI D-PHY bridging device, Lattice is committed to delivering a low cost bridging solution with the highest bandwidth, lowest power and smallest footprint.” 

Key features of the new CrossLink pASSP IP solutions include:

New IPs

New Technology Demonstration Platforms

  • CMOS to MIPI CSI-2 Camera Bridging Demonstration
    • o   Connects a popular image sensor with MIPI DPI CMOS-type pixel bus to the CSI-2 input on the application processor
    • o   MIPI DSI to LVDS display bridging demonstration
    • o   Connects the applications processor to a Dual Link LVDS display
  • MIPI DSI to LVDS Interface Bridging Demonstration
    • o   Connects mobile application processors to large format LVDS displays
    • o   Demonstrates the ability for industrial displays to interface to high volume, high performance mobile Application Processors.

Additional Resources

  • Full suite of CrossLink IP can be accessed here: http://bit.ly/2k84sQb
  • New CrossLink IPs available in Clarity Designer can be downloaded with Lattice Diamond 3.9 here:

http://www.latticesemi.com/en/Products/DesignSoftwareAndIP/FPGAandLDS/LatticeDiamond.aspx

CrossLink evaluation boards with the new IPs are available now from Lattice and its distributors. To learn more, please visit www.latticesemi.com/CrossLink.

About Lattice Semiconductor

Lattice Semiconductor (NASDAQ: LSCC) provides smart connectivity solutions powered by our low power FPGA, video ASSP, 60 GHz millimeter wave, and IP products to the consumer, communications, industrial, computing, and automotive markets worldwide. Our unwavering commitment to our customers enables them to accelerate their innovation, creating an ever better and more connected world.

 

For more information about Lattice please visit www.latticesemi.com.  You can also follow us via LinkedInTwitterFacebookYouTube or RSS.

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

IoT Data Analysis at the Edge
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Jun 28, 2023
20,130 views