industry news
Subscribe Now

Open-Silicon Tapes Out Industry’s First High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASICs in 16nm FF+

  • 2Gbps per pin data rate at longer trace lengths

  • Available for 2.5D ASIC design starts and also as a licensable IP subsystem

Milpitas, CA, September 28, 2016 – Open-Silicon, a system-optimized ASIC solution provider, today announced it has successfully taped out the industry’s first High Bandwidth Memory (HBM2) IP subsystem in TSMC’s 16nm FF+ process in combination with TSMC’s CoWoS® 2.5D silicon interposer technology. This full IP subsystem solution includes an HBM2 controller, PHY and interposer I/O, all developed in-house, and completes the critical components needed for the successful integration of HBM2 memory into ASIC system-in-package (SiP) designs. The HBM2 IP subsystem solution is available for 2.5D ASIC design starts and also as a licensable Intellectual Property (IP) subsystem.

Open-Silicon’s IP fully complies with the HBM2 JEDEC® standard. The IP translates user requests into HBM command sequences (ACT, Pre-Charge) and handles memory refresh, bank/page management and power management on the interface. The high performance, low latency controller leverages the HBM parallel architecture and protocol efficiency to achieve maximum bandwidth. The IP includes a scalable and optimized PHY and die-to-die I/O needed to drive the interface between the logic-die and the memory die-stack on the 2.5D silicon interposer.

Open-Silicon’s HBM2 IP subsystem addresses the implementation challenges associated with interoperability, 2.5D design, overall SiP design, packaging, test and manufacturing. Multiple built-in test and diagnostic features, such as probe pads and loop-back for issue-isolation within the various IP subsystem components, not only address the test and debug challenges, but help in yield management and yield improvement while ramping HBM2 ASIC designs into volume production.

Open-Silicon’s HBM2 solution in 16nm FF+ features 2Gbps per pin data rate at up to 5mm trace length. This enables a full 8-channel connection from a 16nm SoC to a single HBM2 memory stack at 2Gbps, achieving bandwidths up to 256GB/s. Open-Silicon will continue its work in this area to achieve even higher HBM2 data rates (2.4Gbps per pin data rate), as well as HBM3.

“Open-Silicon has extensive experience in 2.5D ASIC design as well as other high-bandwidth chip-to-chip and chip-to-memory interface IP and ASIC solutions. This tapeout is a significant step in enabling the next generation of high bandwidth applications in networking, deep learning, virtual reality, gaming, cloud computing and data centers. This achievement, along with HBM2 ASIC customer design wins, testifies to the commitment and capability of our IP and ASIC design teams,” said Taher Madraswala, President and CEO at Open-Silicon.”

“Open-Silicon’s tapeout of an HBM2 IP subsystem in 16nm is a significant milestone in demonstrating that the HBM ecosystem is ready to supply HBM2 ASIC SiPs,” said Herb Reiter, President, eda2asic Consulting, Inc. and author of the most recent Multi-Die IC User Guide, co-sponsored by the Electronic System Design Alliance (ESD Alliance). “Turnkey ASIC vendors, like Open-Silicon, with experience in interposer-based IC and system design with HBM, are key elements of enabling the supply of fully tested HBM ASIC SiPs.”

For more information, visit www.open-silicon.com/high-bandwidth-memory-ip

About Open-Silicon

Open-Silicon transforms ideas into system-optimized ASIC solutions within the time-to-market parameters desired by customers. The company enhances the value of customers’ products by innovating at every stage of design — architecture, logic, physical, system, software and IP — and then continues to partner to deliver fully tested silicon and platforms. Open-Silicon applies an open business model that enables the company to uniquely choose best-in-industry IP, design methodologies, tools, software, packaging, manufacturing and test capabilities. The company has partnered with over 150 companies ranging from large semiconductor and systems manufacturers to high-profile start-ups, and has successfully completed over 300 designs and shipped over 120 million ASICs to date. Privately held, Open-Silicon employs over 250 people in Silicon Valley and around the world.  www.open-silicon.com

Leave a Reply

featured blogs
Nov 24, 2020
The ICADVM20.1 and IC6.1.8 ISR15 production releases are now available for download at Cadence Downloads . For information on supported platforms and other release compatibility information, see the... [[ Click on the title to access the full blog on the Cadence Community si...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces

Sponsored by Synopsys

Join Synopsys Interface IP expert Manmeet Walia to understand the trends around scaling AI SoCs and systems while minimizing latency and power by using die-to-die interfaces.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Streamlining functional safety certification in automotive and industrial

Sponsored by Texas Instruments

Functional safety design takes rigor, documentation and time to get it right. Whether you’re designing for the factory floor or cars on the highway, this white paper explains how TI is making it easier for you to find and use its integrated circuits (ICs) in your functional safety designs.

Click here to download the whitepaper

Featured Chalk Talk

Mindi Analog Simulator

Sponsored by Mouser Electronics and Microchip

It’s easy to go wrong in the analog portion of your design, particularly if you’re not an analog “expert.” Electrical simulation can help reduce risk and design re-spins. In this episode of Chalk Talk, Amelia Dalton chats with Rico Brooks of Microchip about the MPLAB Mindi tool, and how it can help reduce your design risk.

Click here for more information about MINDI Analog Simulator.