industry news
Subscribe Now

Adesto Introduces EcoXiP™: the Ultimate Memory Solution for Intelligent IoT Devices

SUNNYVALE, Calif., Sept. 27, 2016 (GLOBE NEWSWIRE) — Adesto Technologies (NASDAQ:IOTS), a leading provider of application-specific, ultra-low power non-volatile memory products, today introduced EcoXiP™, a new eXecute-in-Place (XiP) non-volatile memory (NVM) that replaces expensive, energy-inefficient architectures, making power and performance trade-offs unnecessary in a wide range of connected devices. EcoXiP more than doubles processor performance, lowers system power consumption and reduces system cost compared to standard serial peripheral interface (SPI) devices.

Internet of things (IoT) and embedded devices such as wearables, medical monitors, POS controllers and other connected embedded systems must be designed to handle more intelligent local data processing. The associated higher levels of functionality, new wireless protocol stacks and advanced software mean these devices need more program memory than what can be implemented economically on-chip using embedded Flash or SRAM memory, and less than what is offered by the smallest DRAM devices. Until now, to hit performance targets, system designers have been required to invest in memory solutions that are expensive, power-hungry and performance limiting.

Built on an innovative memory and protocol architecture, EcoXiP overcomes these challenges.

“Demand for higher performance, lower power and lower cost in connected embedded devices presents a challenge to system designers who find that existing solutions no longer meet requirements,” said Narbeh Derhacobian, chief executive officer of Adesto Technologies. “EcoXiP is designed from the ground-up to be the ultimate solution for serving as the main program memory in an intelligent IoT system.”

The EcoXiP Advantage
eXecute-in-Place (XiP) technology holds great promise for small embedded systems since it doesn’t suffer from the disadvantages of executing from on-chip embedded Flash or SRAM. Unlike with embedded Flash, an MCU can be implemented with an external XiP solution using latest process technologies, leading to better power consumption, higher frequency and lower system cost. Unlike embedded SRAM, an XiP Flash device can be turned off so it won’t consume any power during power-down modes. In addition, EcoXiP offers designers the flexibility of increasing memory capacity as their storage needs increase. However, even state-of-the-art XiP solutions suffer from a lack of performance along with high power consumption and increased system cost.

EcoXiP brings together all of the advantages of traditional XiP systems over on-chip memory, but its novel architecture means tradeoffs are no longer necessary. Benefits of EcoXiP include:

  • High system performance: unlike existing Serial Flash devices, EcoXiP delivers 2.4X CPU performance compared to existing quad devices and 1.4X CPU performance compared to best-in-class octal devices
  • Optimized latency and throughput: a high-speed, octal DDR interface with a proprietary pre-fetching scheme reduces the effective latency dramatically and delivers superior CPU performance
  • Concurrent Read/Write capability: designers can reduce system cost since in most cases there is no need for an additional Flash device to handle over-the-air updates or data logging
  • Memory size flexibility: optimized densities from 32Mb to 128Mb enable IoT SoC designers to optimize for their specific application, with the ability to change memory capacity as their needs change without the expense of redesigning their SoCs
  • Process scalability: SoC vendors can design their chips with less embedded Flash or even no embedded Flash, allowing them to migrate to process nodes that do not support Flash such as 28nm and finer geometries, leading to faster, lower-power and lower-cost SoCs
  • Best standby power: configurable strength IO pins and a range of power management features lead to improved device and system power consumption
  • Enhanced security with on-chip unique-ID One-Time Programmable (OTP) security registers

SPI host controllers for EcoXiP are available from Adesto IP partners including Mobiveil and Synopsys.

Supporting Quotes

“The high performance and concurrent read/write capability of Adesto’s EcoXiP memories have the potential to dramatically impact the customer experience for IoT and Industrial applications,” said Emmanuel Sambuis, NXP® Semiconductors vice president, MCU & connectivity. “The NXP MCU and i.MX products will support this differentiated technology through an enhanced memory controller, enabling customers to take full advantage of these memories.”

“As the IoT market evolves, designers are faced with the challenges of increasing memory performance with lower power budgets in smaller footprints,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “Providing interoperability between Synopsys’ DesignWare® High-Performance Synchronous Serial Interface IP with XiP functionality and Adesto’s EcoXiP NVM enables designers to increase the memory access speed in low-cost, energy-efficient IoT applications.”

“EcoXiP is an advancement over other flash products, particularly for IoT applications that require relatively large code size and high-performance XiP capability. This new processor-optimized device shows Adesto’s commitment and understanding of the needs of intelligent IoT devices. Such optimization, which is common in the SoC world, is now seen in specialized memory devices.” — Linley Gwennap, principal analyst, The Linley Group.


Samples of Adesto’s EcoXiP are available to lead customers now. Adesto is sampling a 32Mb device at introduction, with a family of densities planned for the future.

About Adesto Technologies

Adesto Technologies (NASDAQ:IOTS) is a leading provider of application-specific, ultra-low power non-volatile memory products. The company has designed and built a portfolio of innovative products with intelligent features to conserve energy and enhance performance including Fusion Serial Flash, DataFlash® and products based on Conductive Bridging RAM (CBRAM®) technology. CBRAM® is a breakthrough technology platform that enables 100 times less energy consumption than today’s memory technologies without sacrificing speed and performance. Adesto is focused on delivering differentiated solutions and helping its customers usher in the era of the Internet of Things. See:

Leave a Reply

featured blogs
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 30, 2022
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... ...
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Multi-Vendor Extra Long Reach 112G SerDes Interoperability Between Synopsys and AMD

Sponsored by Synopsys

This OFC 2022 demo features Synopsys 112G Ethernet IP interoperating with AMD's 112G FPGA and 2.5m DAC, showcasing best TX and RX performance with auto negotiation and link training.

Learn More

featured paper

Integrating multiple functions within a housekeeping MSP430 microcontroller

Sponsored by Texas Instruments

Adding a small, low-cost microcontroller (MCU) for simple housekeeping functions can benefit many board designs. This housekeeping (or secondary) MCU is not the main host processor in the system, but it can handle several important system-level functions such as LED control or input/output (I/O) expansion. This article will explain how integrating a multifunction housekeeping MCU in your system can help lower bill-of-materials (BOM) costs, save board space, and best of all simplify your design.

Click to read more

featured chalk talk

Faster, More Predictable Path to Multi-Chiplet Design Closure

Sponsored by Cadence Design Systems

The challenges for 3D IC design are greater than standard chip design - but they are not insurmountable. In this episode of Chalk Talk, Amelia Dalton chats with Vinay Patwardhan from Cadence Design Systems about the variety of challenges faced by 3D IC designers today and how Cadence’s integrated, high-capacity Integrity 3D IC Platform, with its 3D design planning and implementation cockpit, flow manager and co-design capabilities will not only help you with your next 3D IC design.

Click here for more information about Integrity 3D-IC Platform from Cadence Design Systems