industry news
Subscribe Now

Altera Launches Worldwide SoC FPGA Developers Forums

San Jose, Calif., September 14, 2015 – Altera Corporation (Nasdaq: ALTR) today announced the launch of the Altera SoC Developers Forum (ASDF). These inaugural events in Silicon Valley; Frankfurt, Germany; and Shenzhen, China bring together partners, developers and engineers who are focused on using the fine-grained heterogeneous computing technology in ARM-based SoC FPGAs to address next-generation embedded computing applications. The ASDF provides an environment where system architects, hardware engineers, software developers and firmware engineers can collaborate, discuss ideas and challenges, and learn the latest technology and SoC FPGA product news from Altera and its partners.

ASDF includes two technical tracks focused on hardware design and software development. Attendees will receive in-depth technical information through breakout sessions, hands-on workshops and keynotes. The ASDF also includes an exhibit hall with the latest technical demonstrations from industry leaders such as Arrow Electronics, Cytech, EBV, ARM, Lauterbach, MathWorks, Terasic, Wind River, and more.

ASDF is the industry’s first developers forum dedicated to investigating the technology and application of SoC FPGA usage in the Internet of Things (IoT), data center, cloud computing, networking, communications, industrial, automotive and other applications. Fine-grained heterogeneous computing using FPGA fabric allows developers to tailor acceleration to address specific tasks, thus improving system performance and reducing power. Developers and innovators will join Altera and ARM ecosystem experts for this one-day event to exchange ideas on using SoC FPGAs to create customized, differentiated accelerators.

The 2015 ASDF is being held in three locations worldwide: ASDF Silicon Valley takes place September 30, 2015 in Santa Clara, Calif.; ASDF Europe takes place October 14, 2015 in Frankfurt, Germany; and ASDF Asia takes place November 3, 2015 in Shenzhen, China.

“We launched the ASDF as a result of the critical mass of SoC FPGA developers, users and partners that has formed since the launch of our ARM-based SoCs,” said Chris Balough, senior director of marketing, SoC products, at Altera. “ASDF is a single-purpose event targeted at sparking collaboration and innovation among Altera’s SoC FPGA community.”

ASDF sponsors include Arrow Electronics, Cytech, EBV, ARM, Lauterbach, MathWorks, Terasic, Wind River Systems, Aspen Core, Mentor Graphics, Micron, SLS and ReFLEX. The regional ASDF events are also supported by several regional sponsors.
“The Altera SoC Developer’s Forum provides a great opportunity for embedded system developers to engage with experts and get in-depth exposure to Altera’s ARM-based SoC FPGAs,” said Greg Provenzano, vice president of global semiconductor at Arrow Electronics. “Attending the ASDF will help deepen users’ engagement with industry experts and make it easier to design around Altera’s world class ARM-based SoC FPGA architecture.”

For additional information regarding the Altera Developers Forum or to register to attend any of the three events, visit: http://www.altera.com/us-asdf for ASDF Silicon Valley, www.altera.com/eu-asdf for ASDF Europe, andwww.altera.com.cn/ch-asdf for ASDF Asia. Email questions can also be sent to ASDF_contact_us@altera.com.

About Altera
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Visit Altera at http://www.altera.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
3,755 views