industry news
Subscribe Now

Concept Engineering Presents Version 6 of Its Debugging Tools for Analog, Digital, AMS and SoC Designers

Freiburg, Germany, July 29, 2015  * * *  Concept Engineering <http://www.concept.de/> , specialist in visualization and debugging technology for electronic circuits and systems, announces major enhancements to the entire Vision product line for designers of analog, digital, mixed-signal circuits, systems-on-chip (SoCs), and field-programmable gate arrays (FPGAs).

StarVision(r) PRO, RTLvision(r) PRO, GateVision(r) PRO, and SpiceVision(r) PRO are customizable and scriptable debugging and visualization software tools that help electronic design engineers to easily understand, debug, optimize and document their designs. StarVision PRO provides analog, digital and mixed-signal debugging capabilities, customizable design rule checks and automated netlist pruning. RTLvision PRO is used for RTL debugging and intellectual property (IP) development. Designers use GateVision PRO for advanced netlist debugging of complex SoC netlists. SpiceVision PRO provides advanced exploration and debugging features for transistor-level and post-layout netlists. SpiceVision PRO?s unique SPICE netlist visualization capabilities help engineers to analyze SPICE simulation results and allow easy location of circuit problems at the device level.

“With version 6, we continue to improve our specialized product family with individual tools for specific circuit debugging problems,” said Pascal Bolzhauser, product manager for Concept Engineering?s Vision product line. “We have made specific enhancements to each tool and we also have incorporated multiple general usability improvements.”

Notable enhancements in the Vision product line are:

  • Improved netlist pruning: In addition to Verilog and SPICE netlist export and pruning, StarVision PRO now also allows netlist pruning for the most common post-layout formats, DSPF and SPEF.
  • Advanced post-layout debugging: Improved visualization and debugging of parasitic networks.
  • API improvements: Improvements in the database API and GUI API allow even more sophisticated code to be developed and executed by the tool.
  • Advanced batch processing: Enhanced batch processing capabilities allow more efficient processing of user-defined analysis and debugging tasks.
  • Unified File Open Dialog: Makes it easier to load complex mixed-language SoC designs and libraries.
  • Improved visual debugging capabilities such as: Smart connectivity lens view, improved schematic navigation history, and on-the-fly hierarchy exploration with built-in fold and un-fold controls.

Availability

Version 6.0 products are available now to download <http://www.concept.de/downloads.html>  from the company?s website. There are no additional fees for existing customers with valid licenses.

About Concept Engineering

Concept Engineering was founded 25 years ago. It is a privately-held company based in Freiburg, Germany, that provides visualization and debugging technology for electronic circuits and systems, including automatic schematic generation technology for all major design levels. The company?s technology helps electronic design engineers to easily understand, debug, optimize and document electronic designs. Concept Engineering?s software technology is used in many fields in the EDA market, including: RTL development, IP reuse, ASIC and SoC design, FPGA design, analog/mixed-signal design, logic synthesis, design verification, test automation, post-layout analysis, debugging and visualization at system level, RTL level, netlist level and transistor level. For more information, please visit concept.de <http://www.concept.de/> .

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
26,092 views