industry news
Subscribe Now

Leading Suppliers of Automotive ICs Deploy Synopsys Test Solution

MOUNTAIN VIEW, Calif., June 24, 2015 /PRNewswire/ — 

Highlights:

  • Leading suppliers of automotive ICs deploy Synopsys synthesis-based test to meet stringent test goals and accelerate design
  • Advanced, unique fault models and tight links within the Galaxy Design Platform are key to delivering high-quality test required for automotive ICs
  • Logic built-in self-test (BIST) addresses key requirement of ISO 26262 automotive functional safety standard

Synopsys, Inc. (Nasdaq: SNPS), today announced that automotive IC suppliers worldwide are standardizing on its manufacturing test solution to achieve their goals for lower defective parts per million (DPPM), reduced test costs associated with digital and mixed-signal designs, and in-system self-test to ensure functional safety. Semiconductor companies, including Dialog Semiconductor, Intersil Corporation, MegaChips Corporation, Micronas and others, have successfully deployed Synopsys synthesis-based test on their automotive ICs and shipped millions of devices. Adoption continues to grow rapidly as recent innovations in Synopsys’ DFTMAX™ and TetraMAX® ATPG, such as pin-limited test compression, advanced fault models and logic built-in self-test, enable automotive IC suppliers to consistently achieve their quality, cost and safety goals on schedule.

Designers of automotive ICs face three key challenging manufacturing test requirements. First, the tests must execute quickly to be cost-effective, even when few test pins are available. To minimize test time and cost for pin-limited and mixed-signal designs, DFTMAX Ultra synthesizes test compression circuitry, utilizing as few as one pair of test pins. Second, ICs for automotive systems must be tested for the highest quality, often requiring less than one DPPM. To achieve this goal, TetraMAX generates test programs that target a wide range of silicon defects using state-of-the-art fault models that incorporate the designs’ timing and physical characteristics provided by links across the Synopsys Galaxy™ Design Platform. Finally, safety-critical designs must be able to routinely perform in-system self-test in compliance with the ISO 26262 automotive functional safety standard. To address this requirement, the Synopsys BIST solution synthesizes on-chip circuitry that enables quick in-system testing.

“Synopsys is responding to the needs of a growing number of IC suppliers to ensure their designs are compliant with automotive requirements, including the ISO 26262 standard,” said Bijan Kiani, vice president of marketing for Synopsys’ Design Group. “Our synthesis-based test solution enables designers to meet these requirements and utilizes value links across the Galaxy Design Platform to maximize designer productivity.”

About the Synopsys Synthesis-Based Test Solution

The Synopsys synthesis-based test solution is comprised of DFTMAX Ultra, DFTMAX and TetraMAX for power-aware logic test and physical diagnostics; the DesignWare® STAR Hierarchical System for hierarchical test of IP and cores on an SoC; the DesignWare STAR Memory System® for embedded test, repair and diagnostics; the Yield Explorer® tool for design-centric yield analysis; and the Camelot™ software system for CAD navigation. Synopsys’ test solution combines Design Compiler® RTL synthesis with embedded test technology to optimize timing, power, area and congestion for test as well as functional logic, leading to faster time-to-results. The Synopsys test solution delivers tight integration across the Synopsys Galaxy Design Platform, including Design Compiler, IC Compiler™ II place and route, and PrimeTime® timing analysis, to enable faster turnaround time meeting both design and test goals, higher defect coverage and faster yield ramp.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
32,574 views