industry news
Subscribe Now

New Calibre xACT Product Addresses Broad Range of Advanced Extraction Needs

WILSONVILLE, Ore., April 22, 2015—Mentor Graphics Corp. (NASDAQ: MENT) today announced the new Calibre® xACT™ parasitic extraction platform that addresses a wide spectrum of analog and digital extraction needs, including 14nm FinFET, while minimizing guesswork and setup efforts for IC designers. The Calibre xACT platform delivers the best combination of accuracy and turnaround time (TAT) by automatically optimizing its extraction techniques for the customer’s specific process node, application, design size, and extraction objectives. Customers using the Calibre xACT platform for parasitic extraction have experienced improvements in turnaround time as high as 10X, while meeting the most stringent accuracy requirements.

Samsung has worked extensively with Mentor Graphics on the development and qualification of the Calibre xACT platform for 14nm, and used it during technology development because of the high accuracy it provides. The Calibre xACT product’s ability to employ a single rule deck for a range of extraction applications allows customers to get the accuracy and fast TAT they need without having to manually modify their rule decks or tool configuration.

“After careful benchmarking of the leading extraction products, we selected Calibre xACT to be our reference signoff extraction tool for all of our next generation designs,” said Dragomir Nikolic, CAD Director, Cypress Semiconductor. “This includes products at the 90nm and 65nm process nodes. We found Calibre xACT to have the best combination of high accuracy and fast turnaround available among extraction products targeting leading-edge nodes. We also see great value in the ability to use a single extraction tool to produce optimum results across a wide variety of applications, from transistor level to full chip digital extraction.”

Circuit designers have to wrestle with performance versus accuracy throughout the design cycle. Parasitic extraction is no different. With the leading process nodes using more complex FinFET devices, design engineers are pushing for tighter accuracy, while also needing higher performance and capacity for billion transistor designs. In fact, all process nodes are seeing growing complexity with the mix of memory, analog, standard cell, and custom digital content in modern ICs. This complexity poses a range of different challenges for extraction tools. To meet these requirements the Calibre xACT platform uses a combination of compact model, field solver and efficient multi-CPU scaling technologies to ensure robust accuracy as well as turnaround performance needed to meet schedule deadlines.

The Calibre xACT extraction platform is integrated with the entire Calibre product line for a seamless verification flow, including the Calibre nmLVS™ product for complete transistor-level modeling, and the Calibre xACT 3D product for targeted, extreme-accuracy extraction applications. It also interoperates with third-party design environments and formats to ensure compatibility with existing design and simulation flows.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Leave a Reply

featured blogs
Oct 15, 2021
We will not let today's gray and wet weather in Fort Worth (home of Cadence's Pointwise team) put a damper on the week's CFD news which contains something from the highbrow to the... [[ Click on the title to access the full blog on the Cadence Community site. ...
Oct 13, 2021
How many times do you search the internet each day to track down for a nugget of knowhow or tidbit of trivia? Can you imagine a future without access to knowledge?...
Oct 13, 2021
High-Bandwidth Memory (HBM) interfaces prevent bottlenecks in online games, AI applications, and more; we explore design challenges and IP solutions for HBM3. The post HBM3 Will Feed the Growing Need for Speed appeared first on From Silicon To Software....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

Product Update: Complete DesignWare 400G/800G Ethernet IP

Sponsored by Synopsys

In this video product experts describe how designers can maximize the performance of their high-performance computing, AI and networking SoCs with Synopsys' complete DesignWare Ethernet 400G/800G IP solution, including MAC, PCS and PHY.

Click here for more information

featured paper

Improving Design Robustness and Efficiency for Today’s Advanced Nodes

Sponsored by Synopsys

Learn how designers can take advantage of new ways to efficiently pinpoint voltage bottlenecks, drive voltage margin uniformity, and uncover opportunities to fine-tune operating voltages using PrimeShield design robustness solution.

Click to read the latest issue of Designer's Digest

featured chalk talk

Fundamentals of ESD/TVS Protection

Sponsored by Mouser Electronics and Nexperia

ESD protection is a critical, and often overlooked design consideration in many of today’s systems. There is a wide variety of solutions available for ESD protection, and choosing the right one for your design can be a daunting and confusing task. In this episode of Chalk Talk, Amelia Dalton chats with Tom Wolf of Nexperia about choosing the right ESD protection for your next design.

Click here for more information about Nexperia PCMFxUSB3B/C - CMF EMI filters with ESD Protection