industry news
Subscribe Now

Accellera Systems Initiative Forms Portable Stimulus Working Group

Elk Grove, Calif., USA, February 11, 2015 – Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, announced it has established a new working group with the charter to develop the electronic industry’s first standard for portable test and stimulus. When completed and adopted, this standard will enable a single specification that will be portable from IP to full system and across multiple target implementations. 

The formation of the Portable Stimulus Working Group (PSWG), in accordance with Accellera procedures, follows a Proposed Working Group (PWG) activity that was open to industry input from May through December 2014. The PWG considered numerous aspects of the problem space, defined a list of more than 100 requirements for an appropriate solution, and recommended the establishment of a working group to develop a standard to meet as many of these requirements as feasible. A total of 37 individuals from 20 companies participated in the Portable Stimulus Proposed Working Group, representing semiconductor suppliers, systems houses, EDA vendors, and IP providers.

The Accellera Technical Committee Chair, Karen Pieper, has appointed Faris Khundakjie as Chair of the Portable Stimulus Working Group. The group will have a kick-off meeting March 5, 2015 to establish a mission statement, goals, milestones and roadmap, while developing a Design Objective Document based on the requirements provided by the Proposed Working Group. For more information about the group and to learn how to join and participate, visit http://www.accellera.org/activities/committees/portable_stimulus/.

“The wide range of companies involved in setting the requirements demonstrates how much interest both vendors and users have in this topic,” said Portable Stimulus Working Group Chair Faris Khundakjie. “I look forward to working with all members to deliver and deploy another successful specification from the industry’s leading standards organization.”

A supporting industry quote sheet is available upon request.

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please contact us.

10 thoughts on “Accellera Systems Initiative Forms Portable Stimulus Working Group”

  1. Pingback: best seedbox
  2. Pingback: friv 2
  3. Pingback: TS Escorts
  4. Pingback: DMPK
  5. Pingback: wedding planners

Leave a Reply

featured blogs
Oct 29, 2020
'€˜Conserve Power' is a series of blogs that gives a sneak peek into the world of low power verification. It uncovers the functionality and potential of Virtuoso Power Manager, which lets you... [[ Click on the title to access the full blog on the Cadence Community si...
Oct 28, 2020
You rarely get to hear people of this caliber talk in this '€œfireside chat'€ manner, so I would advise younger engineers to take the time to listen to these industry luminaries....
Oct 27, 2020
Back in January 2020, we rolled out a new experience for component data for our discrete wire products. This update has been very well received. In that blog post, we promised some version 2 updates that would better organize the new data. With this post, we’re happy to...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...

Featured video

Synopsys and Intel Full System PCIe 5.0 Interoperability Success

Sponsored by Synopsys

This video demonstrates industry's first successful system-level PCI Express (PCIe) 5.0 interoperability between the Synopsys DesignWare Controller and PHY IP for PCIe 5.0 and Intel Xeon Scalable processor (codename Sapphire Rapids). The ecosystem can use the companies' proven solutions to accelerate development of their PCIe 5.0-based products in high-performance computing and AI applications.

More information about DesignWare IP Solutions for PCI Express

featured Paper

New package technology improves EMI and thermal performance with smaller solution size

Sponsored by Texas Instruments

Power supply designers have a new tool in their effort to achieve balance between efficiency, size, and thermal performance with DC/DC power modules. The Enhanced HotRod™ QFN package technology from Texas Instruments enables engineers to address design challenges with an easy-to-use footprint that resembles a standard QFN. This new package type combines the advantages of flip-chip-on-lead with the improved thermal performance presented by a large thermal die attach pad (DAP).

Click here to download the whitepaper

Featured Chalk Talk

Smart Embedded Vision with PolarFire FPGAs

Sponsored by Mouser Electronics and Microchip

In embedded vision applications, doing AI inference at the edge is often required in order to meet performance and latency demands. But, AI inference requires massive computing power, which can exceed our overall power budget. In this episode of Chalk Talk, Amelia Dalton talks to Avery Williams of Microchip about using FPGAs to get the machine vision performance you need, without blowing your power, form factor, and thermal requirements.

More information about Microsemi / Microchip PolarFire FPGA Video & Imaging Kit