industry news
Subscribe Now

Accellera Systems Initiative Forms Portable Stimulus Working Group

Elk Grove, Calif., USA, February 11, 2015 – Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, announced it has established a new working group with the charter to develop the electronic industry’s first standard for portable test and stimulus. When completed and adopted, this standard will enable a single specification that will be portable from IP to full system and across multiple target implementations. 

The formation of the Portable Stimulus Working Group (PSWG), in accordance with Accellera procedures, follows a Proposed Working Group (PWG) activity that was open to industry input from May through December 2014. The PWG considered numerous aspects of the problem space, defined a list of more than 100 requirements for an appropriate solution, and recommended the establishment of a working group to develop a standard to meet as many of these requirements as feasible. A total of 37 individuals from 20 companies participated in the Portable Stimulus Proposed Working Group, representing semiconductor suppliers, systems houses, EDA vendors, and IP providers.

The Accellera Technical Committee Chair, Karen Pieper, has appointed Faris Khundakjie as Chair of the Portable Stimulus Working Group. The group will have a kick-off meeting March 5, 2015 to establish a mission statement, goals, milestones and roadmap, while developing a Design Objective Document based on the requirements provided by the Proposed Working Group. For more information about the group and to learn how to join and participate, visit http://www.accellera.org/activities/committees/portable_stimulus/.

“The wide range of companies involved in setting the requirements demonstrates how much interest both vendors and users have in this topic,” said Portable Stimulus Working Group Chair Faris Khundakjie. “I look forward to working with all members to deliver and deploy another successful specification from the industry’s leading standards organization.”

A supporting industry quote sheet is available upon request.

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please contact us.

10 thoughts on “Accellera Systems Initiative Forms Portable Stimulus Working Group”

  1. Pingback: best seedbox
  2. Pingback: friv 2
  3. Pingback: TS Escorts
  4. Pingback: DMPK
  5. Pingback: wedding planners

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Elevate Your Chip Design and Development with Synopsys.ai

Sponsored by Synopsys

Award-winning Synopsys.ai, the industry’s first full stack, AI-driven electronic design automation suite, offers AI-driven workflow optimization & data analytics solutions along with breakthrough generative AI capabilities for next-level chip design.

Click to read more

featured chalk talk

Inductive Position Sensors for Motors and Actuators
Sponsored by Mouser Electronics and Microchip
Hall effect sensors have been quite popular for a variety of applications for many years but inductive positions sensors can provide better accuracy, better noise immunity, can cost less,  and can reject stray magnetic fields. In this episode of Chalk Talk, Amelia Dalton chats with Mark Smith from Microchip about the multitude of benefits that inductive position sensors can bring to automotive, robotic and industrial applications. They also check out the easy to use kits that can help you get started using them for your next design.
Dec 19, 2022
42,100 views