industry news
Subscribe Now

Tektronix Delivers First LPDDR4 PHY Layer Test Solution

BEAVERTON, Ore. Sept. 22, 2014 – Tektronix, Inc., the world’s leading manufacturer of oscilloscopes, today announced the industry’s first complete PHY layer and conformance test solution for JEDEC LPDDR4, the next generation of mobile memory technology. Slated for adoption starting in 2015, LPDDR4 builds on the current generation of LPDDR3 technology and will deliver improved data rates up to 4.26 Gb/sec and use an ultra-low voltage core to reduce power consumption by approximately 35 percent to enhance performance in mobile devices like smartphones, wearables & tablets.

LPDDR4 introduces new test and measurement challenges due to lower input/output voltage of just 1.1V, higher data rates and compact mechanical designs that limit access to test points. There are also multiple changes in Vref, read burst and write burst which further increase the complexity to perform the tests mandated by the JESD209-4 specification. Tektronix provides the industry’s most complete set of tools design engineers need for qualifying their LPDDR4 designs. Through automated set-up and test execution, the Tektronix solution can reduce testing cycles from a week or more to a single hour.

“There’s no question that LPDDR4 makes validation far more complex and challenging for the entire mobile memory ecosystem, from silicon vendors to system integrators,” said Brian Reich, general manager, Performance Oscilloscopes, Tektronix.  “We offer the test and measurement tools needed to efficiently bring this exciting technology to market, from high-performance oscilloscopes and probes to advanced analysis software spanning the entire memory validation continuum.”

With this introduction, Tektronix now offers integrated PHY layer testing and debug of the new LPDDR4 standard in DDR-LP4 analysis software <http://www.tek.com/technology/ddr-test/electrical-validation%20%3chttp:/www.tek.com/technology/ddr-test/electrical-validation%3e> . By automating test setup and execution, DDR-LP4 gives memory designers the confidence that they are in full conformance with memory standards. Should a memory system fail conformance tests, designers can quickly switch to debug mode and use tools like the powerful Visual Trigger capability on Tektronix oscilloscopes to isolate events of interest for deeper root-cause analysis with the DPOJET Jitter and Eye measurement toolkit.

LPDDR4 interposers

In conjunction with partner Nexus Technology, Tektronix is also introducing the industry’s first LPDDR4 memory component interposers featuring two patented interposer designs. EdgeProbe™ interposers are designed for the demanding mechanical constraints required by mobile designs while socketed interposers are available for ease of use, reusability and component swapping.

Pricing & Availability

Option DDR-LP4 with LPDDR4 support is available now starting €1,590 / £1,320.

Wondering what else Tektronix is up to? Check out the Tektronix Bandwidth Banter blog <http://www.tek.com/blog>  and stay up to date on the latest news from Tektronix on Twitter <https://twitter.com/tektronix>  and Facebook <http://www.facebook.com/Tektronix> .

About Tektronix

For more than sixty-five years, engineers have turned to Tektronix <http://www.tek.com/>  for test, measurement and monitoring solutions to solve design challenges, improve productivity and dramatically reduce time to market. Tektronix is a leading supplier of test equipment <http://www.tek.com/home/products.html>  for engineers focused on electronic design, manufacturing, and advanced technology development. Headquartered in Beaverton, Oregon, Tektronix serves customers worldwide and offers award-winning service <http://www.tek.com/service/>  and support <http://www.tek.com/support/> . Stay on the leading edge at www.tektronix.com <http://www.tektronix.com/> .

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Switch to Simple with Klippon Relay
In this episode of Chalk Talk, Amelia Dalton and Lars Hohmeier from Weidmüller explore the what, where, and how of Weidmüller's extensive portfolio of Klippon relays. They investigate the pros and cons of mechanical relays, the benefits that the Klippon universal range of relays brings to the table, and how Weidmüller's digital selection guide can help you choose the best relay solution for your next design.
Sep 26, 2023
27,051 views