industry news
Subscribe Now

Sidense Presenting at Design Automation Conference (DAC) in San Francisco

Ottawa, Canada and Santa Clara, Calif. — 

What

Sidense will be presenting at both the TSMC booth (#1801) and ChipEstimate.com booth (#1533) at the Design Automation Conference in San Francisco.

Sidense’s presentation, “1T-OTP NVM for Advanced Process Nodes,” will discuss NVM requirements for critical semiconductor industry market segments and describe an embedded one-time programmable (OTP) memory subsystem targeting advanced process nodes from 40nm down to FinFET.

Where

Moscone Center

747 Howard St.

San Francisco, CA 94103 

When

Monday, June 2, through Wednesday, June 4

ChipEstimate.com (#1533): Monday at 3PM, Tuesday at 10:30AM and Wednesday at 11:30AM

TSMC OIP Theatre (#1801): Wednesday at 11:45AM

For more information or to schedule a meeting with Sidense, please contact:

Jim Lipman

Sidense

jim@sidense.com

925-606-1370

About Sidense

Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.

Over 120 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 360 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
6,146 views