industry news
Subscribe Now

Xilinx Ships First Virtex UltraScale FPGA and Expands Industry’s Only 20nm High-End Family for 500G on a Single Chip

SAN JOSE, Calif.May 13, 2014 /PRNewswire/ — Xilinx, Inc. (NASDAQ: XLNX) today announced the first customer shipment of the Virtex® UltraScale™ VU095 All Programmable FPGA, and the expansion of the industry’s only 20nm high-end family to enable single chip implementation of 400G and 500G applications. The Virtex UltraScale VU095 device provides unprecedented levels of performance, system integration, and bandwidth for a wide range of applications, such as wired communication, test and measurement, aerospace and defense, and data center. Xilinx also added the VU190 FPGA to the Virtex UltraScale family, which combines nearly two million logic cells with over 130 Mb on-chip RAM, over a thousand parallel I/O pins, and up to 120 serial transceivers.

Logo – http://photos.prnewswire.com/prnh/20020822/XLNXLOGO

The Virtex UltraScale ASIC-class family provides the industry’s only programmable path to 
> 2X system level performance and integration with up to 50% power reduction, leveraging a combination of FPGA and production proven 3D IC technologies that provide customers an extra generation of value. The family is co-optimized with the Vivado® Design Suite and UltraFast™ design methodology for productivity, predictability and outstanding device utilization without performance degradation.  The family incorporates 32.75 Gb/s transceivers for chip-to-chip, chip-to-optics, and 28G backplanes, and features multiple integrated ASIC-class 100G Ethernet and 150G Interlaken cores. Xilinx® SmartCORE™ and LogiCORE™ solutions provide proven IP cores that address a broad spectrum of functional building blocks for UltraScale designs. UltraScale 20nm devices also offer a seamless footprint migration to future UltraScale 16 nm FinFET based devices.

“With the availability of the VU095 device, customers can start implementing their most demanding designs today,” said Dave Myron, senior director of FPGA product management at Xilinx. “The addition of the Virtex UltraScale VU190 FPGA is a disruptive technology milestone that enables our customers to deliver highly integrated, ultra high performance systems a generation ahead of other alternatives.”

Availability

Initial Virtex UltraScale device samples are shipping now. Vivado Design Suite supporting UltraScale devices is now available. Visit www.xilinx.com/virtex-ultrascale for more information.

About 20 nm UltraScale Family

Xilinx UltraScale devices deliver an ASIC-class advantage with the industry’s only ASIC-class programmable architecture coupled with the ASIC-strength Vivado Design Suite and UltraFast design methodology. Based on TSMC’s 20SoC process technology, UltraScale enables >2X realizable system performance and integration, and only consumes up to half the power relative to currently available solutions. These devices include next-generation interconnect, ASIC-like clocking, significant enhancements to the logic fabric, and 2nd generation, production proven 3D IC technology that eliminates system level bottlenecks and enables consistently high device utilization without performance degradation.

About Xilinx

Xilinx is the world’s leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
26,970 views