industry news
Subscribe Now

Synopsys Announces STMicroelectronics’ Adoption of IC Compiler for CPU and GPU Implementation

MOUNTAIN VIEW, Calif., March 11, 2014 /PRNewswire/ —

Highlights:

  • STMicroelectronics completes standardization on IC Compiler for all general-purpose and graphics-processor implementations
  • High-performance/low-power optimizations help meet aggressive design goals and time-to-market schedules
  • Key enabling technologies in IC Compiler include concurrent clock and data optimization, layer-aware optimization, physical datapath, and comprehensive support for hierarchical and low-power design

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that STMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronics applications, has standardized on Synopsys’ IC Compiler™ place-and-route solution for all its CPU and GPU implementations inside its Design Enablement and Services organization.  STMicroelectronics processor cores are known for pushing gigahertz performance with extreme energy efficiency, making them a compelling choice for the mobile market place. The switch to IC Compiler was enabled by best-in-class performance-centric technologies which repeatedly helped meet the very challenging performance, power and schedule targets.

“Over the years, ST and Synopsys have built many successes together, starting with the first 1 GHz dual-core CPU in 45nm technology and more recently with the 3 GHz dual-core version in 28nm FD-SOI technology in 2013,” said Philippe Magarshack, executive vice president, Design Enablement and Services at STMicroelectronics. “IC Compiler reliably meets our performance and power needs and standardizing on it is a natural progression that allows us to collaborate closer on further technology advancements.”

STMicroelectronics has a unique processor architecture made possible through their patented fully depleted Silicon on Insulator (FD-SOI) process technology.  An FD-SOI device can operate at significantly higher frequencies than an equivalent, traditional, bulk complementary-metal-oxide semiconductor (CMOS) device. It can also run very fast at low voltages, providing much higher energy efficiency. The close collaboration between STMicroelectronics design teams and Synopsys has led to a compelling implementation solution that fully exploits the performance and power promise of FD-SOI technology and provides the throughput needed to meet tight time to market windows. STMicroelectronics’ processor implementation kit utilizes several key technologies from the Synopsys Galaxy™ Implementation Platform, including:

  • Design Compiler® Graphical physical guidance tool for improved place and route correlation
  • IC Compiler concurrent clock, data, and layer-aware optimization to boost performance
  • IC Compiler physical datapath for the structured placement of registers and memories to meet timing
  • Hierarchical flow with innovative one-pass budgeting for shorter turnaround time
  • PrimeTime® physical-aware ECO guidance technology with IC Compiler minimum physical impact implementation for faster ECO closure
  • In-Design physical verification with IC Validator for faster DRC convergence
  • Multivoltage design with IEEE 1801 UPF standard that spans the entire Galaxy flow to support complex low power management strategies

“We appreciate that a semiconductor leader like ST has access to many choices. It is therefore highly gratifying to have them standardize on IC Compiler,” said Antun Domic, executive vice president and general manager, Implementation Group at Synopsys. “We view this as a strong vote of confidence in our technology direction and look forward to coming years of collaboration to drive even higher levels of design efficiency.”

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more atwww.synopsys.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Data Connectivity at Phoenix Contact
Single pair ethernet provides a host of benefits that can enable seamless data communication for a variety of different applications. In this episode of Chalk Talk, Amelia Dalton and Guadalupe Chalas from Phoenix Contact explore the role that data connectivity will play for the future of an all electric society, the benefits that single pair ethernet brings to IIoT designs and how Phoenix Contact is furthering innovation in this arena.
Jan 5, 2024
16,985 views