industry news
Subscribe Now

Jumpstart IoT Application Designs with NFC Discovery Kit from STMicroelectronics

Geneva, February 13, 2014 – At Embedded World 2014, STMicroelectronics will unveil an easy-access development platform for its M24SR dynamic NFC tags that are now entering volume production in all memory densities and package options. Accelerating the design of IoT applications, ST’s M24SR Discovery Kit contains everything engineers need to start adding NFC connectivity to any kind of electrical device, from fitness watches and loudspeakers to washing machines and water meters.

Expanding ST’s NFC portfolio, ST’s M24SR dynamic tags combine industry-standard serial-bus (I2C) and contactless RF (NFC Forum Tag Type 4) interfaces. The devices support the NFC data exchange format (NDEF) and 128-bit password protection.  The M24SR series is available in EEPROM memory densities from 2 Kbit to 64 Kbit and three package types: SO8, TSSOP8, and UFDFPN8.

Jumpstarting the development of connected Consumer, Domestic, and Industrial equipment, the M24SR Discovery Kit illustrates NFC use cases such as “tap and pair,” URL connection, send an SMS or an email, and business-card download. The kit integrates a Dynamic NFC/RFID tag (M24SR64-Y), an STM32F1 microcontroller, a 13.56 MHz antenna, an LCD color screen, a USB connector, a JTAG connector, and a joystick for menu selection. The Premium version adds a Bluetooth module with audio outputs and a headset to demonstrate convenient Bluetooth pairing of a smartphone and an audio device with the M24SR.

In addition to the Discovery Kit, the comprehensive M24SR development ecosystem also includes antenna reference designs, application notes, e2e community, eDesignSuite, reference MCU drivers, and an NFC Android App.

STMicroelectronics will distribute a limited number of free M24SR Discovery Kits at the ST Booth at Embedded World Hall 4-160. To qualify for a free kit, subject to availability, please pre-register at http://www.st.com/web/en/support/m24sr_ew14_registration.html

Leave a Reply

featured blogs
Nov 25, 2020
It constantly amazes me how there are always multiple ways of doing things. The problem is that sometimes it'€™s hard to decide which option is best....
Nov 25, 2020
[From the last episode: We looked at what it takes to generate data that can be used to train machine-learning .] We take a break from learning how IoT technology works for one of our occasional posts on how IoT technology is used. In this case, we look at trucking fleet mana...
Nov 25, 2020
It might seem simple, but database units and accuracy directly relate to the artwork generated, and it is possible to misunderstand the artwork format as it relates to the board setup. Thirty years... [[ Click on the title to access the full blog on the Cadence Community sit...
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...

featured video

Improve SoC-Level Verification Efficiency by Up to 10X

Sponsored by Cadence Design Systems

Chip-level testbench creation, multi-IP and CPU traffic generation, performance bottleneck identification, and data and cache-coherency verification all lack automation. The effort required to complete these tasks is error prone and time consuming. Discover how the Cadence® System VIP tool suite works seamlessly with its simulation, emulation, and prototyping engines to automate chip-level verification and improve efficiency by ten times over existing manual processes.

Click here for more information about System VIP

featured paper

Overcoming PPA and Productivity Challenges of New Age ICs with Mixed Placement Innovation

Sponsored by Cadence Design Systems

With the increase in the number of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan using manual methods, directly impacting tapeout schedules and power, performance, and area (PPA). In this white paper, learn how a breakthrough technology addresses design productivity along with design quality improvements for macro-dominated designs. Download white paper.

Click here to download the whitepaper

Featured Chalk Talk

Mindi Analog Simulator

Sponsored by Mouser Electronics and Microchip

It’s easy to go wrong in the analog portion of your design, particularly if you’re not an analog “expert.” Electrical simulation can help reduce risk and design re-spins. In this episode of Chalk Talk, Amelia Dalton chats with Rico Brooks of Microchip about the MPLAB Mindi tool, and how it can help reduce your design risk.

Click here for more information about MINDI Analog Simulator.