industry news
Subscribe Now

Latest Release of Design Compiler Adds Technologies to Reduce Area and Accelerate Design Schedules

  • 10% reduction in area and leakage power at all process nodes
  • RTL analysis and cross-probing for faster debugging and creation of high-quality design data
  • Early congestion detection and optimization for faster design closure

The 2013.12 release of Synopsys’ Design Compiler® family, a key component of Synopsys’ Galaxy™ Implementation Platform, is now available. New innovations in this release reduce both design area and leakage power by 10 percent, while additional new capabilities accelerate design cycles by enabling faster debugging of design data and speeding design closure.

Design Compiler 2013.12 includes new optimizations that monotonically reduce design area by 10 percent on average while maintaining timing quality of results (QoR) at all process nodes. These area optimizations operate on new or legacy design netlists, with or without physical information. Utilizing these capabilities in conjunction with new congestion optimizations will allow customers to significantly reduce die area and ease design closure without impacting other QoR metrics.

New RTL Analysis capabilities include cross-probing between the RTL source and other design views such as schematic, timing reports and histograms, congestion and physical viewers. Additional RTL analysis capabilities analyze and report the number of logic levels for each timing path and RTL structures that are likely to cause routing congestion later in the flow. Users gain early visibility into potential timing and congestion issues and can create higher-quality RTL sooner.

New power optimizations reduce the use of leaky cells during RTL synthesis, resulting in 10 percent lower leakage power consumption and highly predictable leakage results. Also included is support for “golden” UPF (Unified Power Format), preserving the original power intent definition across the entire design flow as well as UPF support during design exploration. “Smaller die size and shorter design schedules continue to be key requirements for our customers designing at both established and emerging process nodes,” notes Bijan Kiani, vice president of marketing in Synopsys’ Implementation Group. “These new technologies for smaller design area, lower power consumption and advanced RTL analyses will help all our customers to become more competitive in their market segments, while strengthening Design Compiler’s position as the synthesis tool of choice for designers worldwide.”

Synopsys’ Design Compiler family maximizes productivity with its complete solution for RTL synthesis and test. Design Compiler Graphical uses advanced optimizations and shared technology with IC Compiler place-and-route to deliver best-in-class quality of results for the most challenging designs. In addition, it enables RTL designers to predict, visualize and alleviate routing congestion and to perform floorplan exploration prior to physical implementation. Design Compiler Graphical also produces physical guidance to IC Compiler that tightens timing and area correlation and speeds-up placement runtimes. Design Compiler Graphical is built upon DC Ultra™ synthesis that concurrently optimizes for timing, area, power and test and includes topographical technology to reduce costly design iterations.

DC Explorer, the newest addition to the Design Compiler Family, enables early RTL and floorplan exploration to accelerate synthesis and place-and-route. The Design Compiler family also includes: a synthesis-based test solution for the fastest, most cost-effective path to high-quality manufacturing tests and working silicon; and Formality® for equivalence checking. This best-in-class, production-proven solution is designed to achieve the industry’s fastest and most predictable RTL-to-GDSII flow.

Learn more about Design Compiler:
http://www.synopsys.com/Tools/Implementation/RTLSynthesis/Pages/default.aspx

Leave a Reply

featured blogs
Feb 21, 2020
DesignCon 2020 wrapped-up a few weeks ago. DesignCon, which celebrated its 25th anniversary in January, is an important conference/exhibition for Samtec. It'€™s an opportunity to present our new signal integrity optimized, high-performance interconnect and technology s...
Feb 21, 2020
[From the last episode: We looked at how the '€œconcurrency'€ of multiple threads on a single CPU was actually illusory '€“ but still useful.] Last time we talked about concurrency, by which we mean multiple threads or programs being executed at the same time. Which, a...
Feb 20, 2020
Using 144 7-segment displays powered by an Arduino Nano, and employing a rather cunning font, this clock is bound to attract attention....
Feb 20, 2020
AI Rewrites the Possibilities of Digital Twin Automotive Industry On Course To Disruption And Evolution Choosing an embedded operating system Mythic takes Analog FASTSPICE and Symphony from Mentor for AI design Siemens on Challenges and Trends in the Electronics Industry AI R...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Drive Your Next Design to Completion Today with DesignWare IP® for Automotive SoCs