industry news
Subscribe Now

Mentor Graphics Acquires Oasys RealTime to Bring RTL Synthesis to its Digital Implementation Flow

WILSONVILLE, Ore., December 17, 2013—Mentor Graphics Corp. (NASDAQ: MENT) today announced that it has acquired certain assets of Oasys Design Systems, Inc., creator of the Oasys RealTime RTL physical synthesis platform. The Oasys RealTime™ product helps SoC/ASIC design teams to realize improved quality of results and faster turnaround time for today’s complex SoCs, ASICs, and IP blocks. This acquisition aligns with Mentor’s goal to deliver a best-in-class digital implementation platform to address the performance, power and area (PPA) challenges at advanced nodes. Terms of the transaction were not disclosed.

Oasys Design Systems is a privately held company founded by a team of RTL Synthesis veterans with decades of experience delivering successful synthesis products. The Oasys team led by its founders, Paul van Besouw, Johnson Limqueco, and Harm Arts, has created a next-generation RTL physical synthesis technology, which optimizes at a higher level of abstraction. This enables faster turnaround times and the capacity to synthesize the entire top level of the largest designs, all while being physically aware for better correlation with physical design. Its “placement first” synthesis methodology and integrated RTL floorplanning capability enable physical backend issues to be analyzed and addressed at RTL stages before hand-off to the back-end groups for physical design implementation.

“The Oasys team has done an exceptional job in developing an innovative synthesis platform that delivers compelling value at advanced nodes,” said Pravin Madhani, general manager of the Place & Route Division at Mentor Graphics. “Today, the Olympus-SoC netlist-to-GDSII solution is in active use at leading wireless, GPU, networking and set-top box design houses, and has been used to implement some of the largest and most complex SoCs in the industry. With this acquisition, Mentor will deliver a best-in-class RTL-to-GDSII digital implementation platform to our customers.”

“The Oasys RealTime engine is a major advancement in the state of the art of RTL synthesis technology,” said Paul van Besouw, former chairman and chief technology officer at Oasys Design Systems. “RealTime’s ability to handle large designs, unique RTL code placement approach, physical RTL synthesis and integrated floorplanning capabilities helps deliver the best quality of results and reduces the time to design closure. We are excited to be a part of Mentor Graphics and look forward to delivering the next-generation RTL synthesis solution to the market.”

About Oasys Design Systems

Oasys is a privately held company that was founded in 2004 by a team of leading RTL synthesis developers. The team created a next generation physical RTL synthesis platform that empowers SoC/ASIC design teams to conquer the timing, power, area, and routability challenges of today’s complex SoCs, ASICs, and IP blocks. The company is funded by Intel Capital, Xilinx Ventures, and several private investors. The first product from Oasys, RealTime Designer, was launched in 2009 and is being used successfully by many of the top semiconductor vendors worldwide.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of nearly $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Leave a Reply

featured blogs
Jul 22, 2021
The HotFix 019 (QIR 3, indicated as 2021.1 in the application splash screens) update for OrCAD® and Allegro® is now available at Cadence Downloads . This blog post contains important links... [[ Click on the title to access the full blog on the Cadence Community si...
Jul 21, 2021
It's a funny old thing to find yourself in possession of a USB-C dock when you don't have a host machine that sports a USB-C connector with which to drive it....
Jul 21, 2021
We explain how virtual prototyping eliminates ASIC design bugs before RTL, and how chip architecture design modeling correlates key performance attributes. The post Take the Guesswork Out of Designing Your New Product Architecture appeared first on From Silicon To Software....
Jul 9, 2021
Do you have questions about using the Linux OS with FPGAs? Intel is holding another 'Ask an Expert' session and the topic is 'Using Linux with Intel® SoC FPGAs.' Come and ask our experts about the various Linux OS options available to use with the integrated Arm Cortex proc...

featured video

Design Success with Foundation IP & Fusion Compiler

Sponsored by Synopsys

When is 1+1 greater than 2? When using DesignWare Foundation IP & Fusion Compiler! Join Raymond and Yung in their discussion of a customer that benefited from the combination of Fusion Compiler’s machine learning and Foundation IP cells and macros.

More information about DesignWare Foundation IP: Embedded Memories, Logic Libraries, GPIO & PVT Sensors

featured paper

Intel® Agilex™ FPGAs target IPUs, SmartNICs, and 5G Networks White Paper

Sponsored by Intel

Security challenges in the form of cyberattacks and data breaches loom ever larger as attacks on high-speed networks multiply. Massive amounts of data are at risk but so are physical resources, including critical physical infrastructure. Cryptography and authentication represent potent countermeasures. The latest members of the Intel® Agilex™ FPGA and SoC FPGA families feature hardened crypto blocks paired with MACsec soft IP to help mitigate the risks and limit the effects of these cyberattacks.

Click to read more

featured chalk talk

High-Performance Test to 70 GHz

Sponsored by Samtec

Today’s high-speed serial interfaces with PAM4 present serious challenges when it comes to test. Eval boards can end up huge, and signal integrity of the test point system is always a concern. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the Bullseye test point system, which can maintain signal integrity up to 70 GHz with a compact test point footprint.

Click here for more information about Samtec’s Bulls Eye® Test System