industry news
Subscribe Now

DVCon 2014 Announces Technical Program with Record Number of Tutorials & Poster Sessions

Louisville, CO – December 18, 2013 – The 2014 Design and Verification Conference (DVCon) Technical Program, which is the largest and most robust to date, is now available online and registration is open.  DVCon, sponsored by Accellera Systems Initiative, will be held March 3-6, 2014 at the DoubleTree Hotel in San Jose, California. 

There will be 12 technical sessions, a conference record of 12 tutorials, a poster session with a record number of 30 posters being presented, and 2 panels throughout the conference.  The first panel, “Is Software the Missing Piece in Verification?” will be held on Wednesday, March 5 beginning at 8:30am in the Oak Ballroom and will be moderated by Ed Sperling, editor-in-chief, Semiconductor Engineering.  The second panel, “Did We Create the Verification Gap?” will also be held on Wednesday, beginning at 1:30pm in the Oak Ballroom. 

The keynote address, “An Executive View of Trends and Technologies in Electronics,” will be given by Lip-Bu Tan, president and CEO of Cadence Design Systems, on Tuesday, March 4 at 2:00pm in the Oak Ballroom. Tan will discuss the relationships between market trends, opportunities, and challenges in the EDA industry, and show how new design technologies are an essential element of continuing innovation.

In response to popularity, the DVCon Expo has extended its schedule and will be open for three afternoons:  Monday, March 3 from 5:00-7:00pm and Tuesday, March 4 and Wednesday, March 5 from 2:30-6:30pm. 

For the complete DVCon 2014 schedule, including a list of sessions, tutorials and sponsored luncheons and events, visit www.dvcon.org.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored byAccellera Systems Initiative, an independent, not-for profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
7,433 views