industry news
Subscribe Now

Mentor Graphics Questa Platform Chosen for DMP Reference Verification Flow

WILSONVILLE, Ore., Nov. 19, 2013—Mentor Graphics Corp. (NASDAQ: MENT), today announced that Digital Media Professionals (DMP) has qualified the Questa® functional verification platform for use on its advanced graphics IP that implements DMP’s advanced algorithms. DMP also uses the Questa functional verification platform on its portfolio of 3D and 2D graphics system-on-chip (SoC) solutions to meet the diverse needs of customers such as performance, function, gate size and cost.

DMP is recognized as the leading IP supplier in the embedded graphics device market with its high performance algorithm to bring stunning results for both 2D vector and 3D graphics. The company’s solutions are widely adopted in mobile, home, amusement, car and many more electronic product application areas.

The Questa functional verification platform was chosen because it provides a full complement of verification capabilities, from planning to testbench implementation and results analysis, all tuned to extract the most value and efficiency from the Universal Verification Methodology (UVM), the industry-standard functional verification methodology, which DMP uses for its verification infrastructure.

An example of this tuning is DMP’s use of the Questa platform in a specification-driven flow to create correct-by-construction register models automatically for their verification environment. The UVM register package was created to support verification of complex IP and SoCs, which employ large numbers of registers, but modeling the registers for verification by hand is a labor-intensive and error-prone process. Using the Questa platform, DMP engineers can simply import register definitions from a spreadsheet or other specification and instantly create their register verification models, as well as automated tests for the entire register set.

“Customers using our graphics IP are facing intense competition in the market, and are often forced to change the product specification at late stages of the product development cycle,” said Eisaku Ohbuchi, director, Core Technology Development, Digital Media Professionals Inc. “By using the Questa register assistant features, we find that our engineers keep up with customers’ demand for specification changes in a very flexible manner while maintaining a sharp focus on all the other aspects of verification.”

“The qualification of the Questa functional verification platform for DMP’s graphics IP will provide significant value to the many silicon suppliers who are our mutual customers,” said John Lenyo, vice president and general manager, Design Verification Technology (DVT) Division, Mentor Graphics. “Mentor’s functional verification team pioneered much of the work that now defines the UVM, and we continue to invest heavily in tool development and infrastructure to make our users more productive. From advanced debug and visualization of UVM testbenches, to unique stimulus and coverage tools that plug into UVM environments, we are committed to provide our customers with the best platform for functional verification.”

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of nearly $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Reliable Connections for Rugged Handling
Sponsored by Mouser Electronics and Amphenol
Materials handling is a growing market for electronic designs. In this episode of Chalk Talk, Amelia Dalton and Jordan Grupe from Amphenol Industrial explore the variety of connectivity solutions that Amphenol Industrial offers for materials handling designs. They also examine the DIN charging solutions that Amphenol Industrial offers and the specific applications where these connectors can be a great fit.
Dec 5, 2023
20,140 views