industry news
Subscribe Now

Real Intent to Present Session on CDC Verification, Serve as Panelist and Exhibit at TVS “Verification Futures” Conferences in Germany and UK Nov. 18 & 19, 2013

SANTA CLARA, Calif. – Nov. 13, 2013 –

Who:

Robert Eichner, partner at EuropeLaunch S.L.N.E., the European distributor for Real Intent, whose advanced verification solutions accelerate design sign-off, will make a presentation, serve as a panelist, and exhibit Real Intent’s Ascent and Meridian products at the Testing and Verification Solutions (TVS) 2013 “Verification Futures” conferences in Munich, Germany and Reading, UK next week.

What:

Lending a “Formal” Hand to CDC Verification: A Case Study of Unexpected Failure Signatures. This informative 20-minute presentation for verification and design engineers focuses on Clock Domain Crossing (CDC) verification that typically spans functional simulation, static timing analysis and gate-level simulation. Robert identifies parts of the CDC verification problem amenable to verification by digital design engineers. He highlights cases in which formal analysis exposes non-intuitive failure signatures, showing how these failure signatures can be used to improve design quality and bolster the verification suite. He also discusses how design engineers can make their designs future-proof – a valuable asset for heavy design reuse. Designers lending a “formal” hand to verification engineers can enhance productivity, reduce product cycles and help meet aggressive time-to-market deadlines.

Robert also will participate as a panelist discussing Real Intent’s EDA solutions that address challenges identified by attendees, and will exhibit Real Intent’s products – Ascent products, which offer the industry’s fastest early functional verification prior to synthesis; and Meridian products, which provide advanced sign-off verification not possible with simulation or static timing analysis. 

“Verification Futures” is a one-day conference organized by TVS to discuss the future challenges facing the EDA industry. The event enables user companies to voice their challenges and EDA vendors to respond with possible solutions. It also provides a networking opportunity for verification engineers across Europe. The conference originated in the UK in 2011 and last year expanded with events in the UK, Germany and France involving 472 participants from 200 companies in 27 countries.

When/Where:

Monday, 18th November 2013

Presentation: 15:50 – 16:10

Panel: 16:10 – 17:30

Exhibit: 8:30 – 17:45

     Holiday Inn Munich, City Centre

Tuesday, 19th November 2013

Presentation: 15:35 – 16:00

Panel: 16:20 – 17:00

Exhibit: 8:30 – 17:45

     Royal Berkshire Conference Centre
     Madejski Stadium, Reading, UK 

About Real Intent: 

Companies worldwide rely on Real Intent’s electronic design automation (EDA) software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive clock domain crossing (CDC) verification, advanced register transfer level (RTL) analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visitwww.realintent.com for more information.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Littelfuse Protection IC (eFuse)
If you are working on an industrial, consumer, or telecom design, protection ICs can offer a variety of valuable benefits including reverse current protection, over temperature protection, short circuit protection, and a whole lot more. In this episode of Chalk Talk, Amelia Dalton and Pete Pytlik from Littelfuse explore the key features of protection ICs, how protection ICs compare to conventional discrete component solutions, and how you can take advantage of Littelfuse protection ICs in your next design.
May 8, 2023
41,983 views