industry news
Subscribe Now

Synopsys Announces Availability of Discovery Verification IP for ARM AMBA 5 CHI Standard

MOUNTAIN VIEW, Calif, Oct. 28, 2013 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced the availability of its Discovery Verification IP (VIP) for the ARM® AMBA® 5 CHI (Coherent Hub Interface) on-chip interface specification. This standard targets the ARM Cortex®-A50 series processors used in high data rate applications common in enterprise markets such as the server and networking markets. The Synopsys Discovery VIP for AMBA 5 CHI provides an easy-to-use, high-performance verification environment with unique protocol-aware debug capabilities and advanced built-in coverage features designed to accelerate the system-on-chip (SoC) verification closure process.

“Our networking QorIQ SoCs with the revolutionary new Layerscape architecture are designed to enable hundreds Gb/s performance and enhanced packet processing capabilities,” said Fares Bagh, vice president of Hardware Engineering for Freescale’s Digital Networking business. “Developing the design environment for such SoC complexity required a complete verification framework with a single-testbench and debug methodology from simulation all the way to emulation. As an early collaborator, the deployment of the Synopsys Discovery VIP for ARM AMBA 5 CHI was a critical element to this verification framework as we look to leverage its 100% SystemVerilog, UVM-based VIP architecture across all interface and on-chip bus protocols.”

“Since its introduction earlier this year, the AMBA 5 CHI protocol has been deployed in several key SoCs to deliver optimal system operation, especially for high-performance applications,” said Andy Nightingale, director of System IP, ARM. “These complex SoCs in turn offer challenging verification requirements. Through our early collaboration, Synopsys’ verification IP equips SoC teams with verification, debug and performance analysis technology to accelerate the development of AMBA 5 CHI-based SoCs.”

“ARM and Synopsys have a 15-year history of successful R&D collaboration to deliver verification solutions, including SystemVerilog, verification methodology, simulation performance, low power verification, debug, interface IP and, most recently, our verification IP for AMBA 5 CHI interconnect,” saidDebashis Chowdhury, vice president of R&D in the Synopsys Verification Group. “Through this collaboration, Synopsys continues to deliver advanced verification technology for simulation, emulation, debug and performance analysis to speed the design of advanced ARM-based SoCs.”

On October 30, 2013 at 2:30 p.m. PDT, Synopsys will be hosting a live session at the ARM TechCon Conference on “AMBA 5 CHI verification using Discovery Verification IP.” Registration is now open at http://schedule.armtechcon.com/session-id/150.

On November 20, 2013 at 10:00 a.m. PST, Synopsys will be hosting a webinar, “Meeting the Challenge of Verifying ARM AMBA 5 CHI Interconnect-Based SoCs Using Next-Generation VIP.” Click here to register for the webinar.

About Discovery Verification IP

Discovery VIP, based on Synopsys’ next-generation VIPER architecture and implemented in 100 percent SystemVerilog, offers enhanced VIP ease-of-use, configurability, performance, debug, coverage and extensibility. Discovery VIP supports Synopsys’ Protocol Analyzer, a protocol-centric debug environment with intelligent visibility into the VIP source code. These capabilities substantially increase user productivity for one of the most difficult and time-consuming aspects of SoC design and verification. For more information, visit www.synopsys.com/vip.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more atwww.synopsys.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Nexperia GaN Power Proliferating in All Things Motor Control/Drive
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Art Gonsky from Nexperia and Amelia Dalton discuss the biggest challenges of electric motors and controllers and how GaN power solutions can help solve these issues. They  also investigate how silicon, silicon carbide and GaN power solutions compare and how Nexperia and NXP technologies can get your next motor control design up and running in no time!     
Mar 25, 2026
30,228 views