industry news
Subscribe Now

Jasper Design Automation to Host 2013 Jasper User Group Meeting Oct. 22-23 in Cupertino Calif.

MOUNTAIN VIEW, Calif. – Oct. 8, 2013 – Jasper Design Automation, the leading provider of advanced formal technology and methodology for design and verification, will host its 2013 Jasper User Group Meeting, October 22 and 23 in Cupertino.

This annual gathering of designers, verification engineers and engineering managers from around the world is an interactive, in-depth technical conference. It will provide a unique opportunity to hear presentations from several Jasper customers, including Broadcom, ARM, NVIDIA, as well as other key customers. 

This year, Jasper has added “Birds of a Feather” sessions. These individual topic discussions will be led by Jasper “power users” to give attendees a chance to informally exchange information, knowledge, best practices, and ideas. Attendees may register in advance for the sessions that interest them. Birds of a Feather session topics will be: Proof Grid, Property Synthesis, Clock and Reset Set Up and Verification; IP-XACT; Low Power Verification; Protocol Verification and Security Path Verification.

WHEN: October 22-23, 2013

WHERE:   Cypress Hotel, 10050 S. De Anza Blvd. Cupertino, Calif. 

WHAT: A range of design and verification case studies will be presented to share the latest best practices among peers.

Topics will include: designer-based verification, low power verification, sequential equivalence checking, security path verification, verification IP, post-silicon debug as well as information from Jasper on the company’s technology roadmap and future solutions

Continental breakfast and lunch will be served.

Registration is available now for Jasper customers at http://www.jasper-da.com/JasperUG_2013 

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology.  Customers include worldwide leaders in wireless, consumer, computing, and networking electronics.  Jasper technology has been an integral part of over 150 successful chip deployments.  Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia.  Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity; and accelerate time to market.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
26,184 views