industry news
Subscribe Now

Cadence Hosts Mixed-Signal Technology Summit

SAN JOSE, CA–(Marketwired – October 03, 2013) – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced it is hosting a Mixed-Signal Technology Summit, October 10 at its San Jose headquarters.

WHAT: Attendees of this free day-long event will have the opportunity to learn from experts at Cadence and other leading companies about the latest mixed signal design methodologies, and new Cadence technologies such as support for System Verilog real number modeling based on the IEEE P1800 standard. (Visit The Fuller View blog to learn more about support for IEEE P1800.)

Current agenda topics include:

  • Challenges in Emerging Mixed-Signal Systems and Applications
  • A Foundry View of Mixed-Signal Trends
  • Mixed-Signal Verification Methodology Using Real Number Models
  • Panel discussion on closing the gap in mixed-signal design

WHEN: 

October 10, 20138:00am – 6:30pm

WHERE: 

Cadence Design Systems
2655 Seely Avenue
San Jose, CA

To register, visit http://www.secure-register.net/cadence/mixedsignalsummit_2013q3

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Nexperia GaN Power Proliferating in All Things Motor Control/Drive
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Art Gonsky from Nexperia and Amelia Dalton discuss the biggest challenges of electric motors and controllers and how GaN power solutions can help solve these issues. They  also investigate how silicon, silicon carbide and GaN power solutions compare and how Nexperia and NXP technologies can get your next motor control design up and running in no time!     
Mar 25, 2026
30,135 views