industry news
Subscribe Now

Real Intent to Exhibit at SNUG Designer Community Expo in Austin on Sept. 18

SUNNYVALE, CALIF. – (MARKET WIRE) Sept. 11, 2013 – 

Who

Real Intent, whose advanced verification solutions accelerate electronic design sign-off, eliminate complex failures in SoCs, and lead the market in performance, capacity, accuracy and completeness. 

What

Will exhibit its Ascent™ and Meridian™ products for advanced SoC sign-off at the Synopsys® Designer Community Expo at the Synopsys Users Group (SNUG) Austin 2013 event next week. These best-in-class products include:

  • Ascent Lint, the industry’s fastest and lowest-noise RTL lint solution.
  • Ascent Implied Intent Verification (IIV) that automatically finds elusive bugs in RTL to improve verification efficiency substantially and detect up to 50-percent of design functional errors prior to testbench development and simulation.
  • Ascent X-Verification System (XV) that detects and isolates X-propagation issues early, in Verilog RTL, eliminating costly, painful gate-level debug and preventing hidden functional bugs from slipping through to silicon.
  • Meridian CDC, the fastest, highest capacity and most precise CDC solution in the market, and the only solution that enables all aspects of CDC sign-off.
  • Meridian Constraints, the best and most comprehensive constraint management solution in the market.

The SNUG Designer Community Expo (DCE) is a unique networking event featuring Synopsys and its ecosystem partners from across the electronics industry. At SNUG DCE, Synopsys users can interact with exhibitors and see the latest design enablement solutions spanning seven Designer Communities: Compute and Design Infrastructure, Custom Design and AMS Verification, FPGA, IC Design, IC Verification, IP, and System-Level Design. The event is open to all registered attendees of SNUG Austin.

When/Where

Wednesday, Sept. 18, 2013, 5-7 p.m.
Hilton Austin Hotel
500 East 4th Street, Grand Ballroom, Salon H, 6th Floor
Austin, TX 78701
512-482-8000 

About Real Intent

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
7,793 views