industry news
Subscribe Now

TSMC and Synopsys Extend Custom Design Collaboration into 16-nm

MOUNTAIN VIEW, Calif., Sept. 8, 2013 /PRNewswire/ —

Highlights:

  • TSMC certifies Laker custom design solution for TSMC 16-nm FinFET process Design Rule Manual (DRM) v0.5 
  • Laker features for TSMC 16-nm v0.5 iPDK include support of complex FinFET abutment rules, double-patterning, middle end-of-line (MEOL) layers and other requirements of advanced-node design
  • TSMC and Synopsys continue support for iPDKs to foster innovation in custom design

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced TSMC’s certification of Synopsys’ Laker® custom design solution for the TSMC 16-nanometer (nm) FinFET process Design Rule Manual (DRM) V0.5 as well as the availability of a 16-nm interoperable process design kit (iPDK) from TSMC. With its robust support for the iPDK standard, Synopsys’ Laker custom design solution provides users with access to a wide range of TSMC process technologies, from 180-nm to 16-nm. Along with support for the TSMC 16-nm V0.5 iPDK, the Laker tool has been enhanced to enable full use of FinFET technology.

Laker enhancements for 16-nm layout include an extensive set of new features for FinFET devices, including fin grid pattern snapping, fin display and interactive FinFET rule checking. Laker’s built-in double-pattern checking has been enhanced to support pre-coloring and color density checking. Laker support for MEOL layers includes contactless connectivity, unidirectional layer rules and enhancements to support 16-nm guard rings. Laker has also been enhanced to support continuous diffusion (CNOD) and poly over diffusion edge (PODE) abutment rules used in the TSMC 16-nm V0.5 iPDK.

“Synopsys is TSMC’s long-term Open Innovation Platform partner,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “The certification of Synopsys’ Laker custom design solution demonstrates our collaboration to serve mutual customers’ adoption of 16-nm FinFET technology.”

“Synopsys has been working closely with TSMC to prepare for the 16-nanometer generation of design technology,” said Bijan Kiani, vice president of product marketing, design and manufacturing products at Synopsys. “With early SPICE model development, close collaboration with the Synopsys IP team and now with the enablement of the Laker custom design solution, we are well prepared to support TSMC’s 16-nanometer technology and customers.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Portenta C33
Sponsored by Mouser Electronics and Arduino and Renesas
In this episode of Chalk Talk, Marta Barbero from Arduino, Robert Nolf from Renesas, and Amelia Dalton explore how the Portenta C33 module can help you develop cost-effective, real-time applications. They also examine how the Arduino ecosystem supports innovation throughout the development lifecycle and the benefits that the RA6M5 microcontroller from Renesas brings to this solution.  
Nov 8, 2023
25,195 views