industry news
Subscribe Now

CEVA Announces New Application Developer Kit for CEVA-MM3000 Imaging & Vision Platforms

MOUNTAIN VIEW, Calif., – August 5, 2013 – CEVA, Inc. (NASDAQ: CEVA), the leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores, today announced the availability of a new Application Developer Kit (ADK) for the CEVA-MM3000 imaging and vision platforms. The ADK was developed in-house and serves to substantially simplify the overall software development experience, shortening the product design cycle and providing significant memory bandwidth and power consumption savings. CEVA’s imaging experts utilized the ADK to develop its new low power Digital Video Stabilizer (DVS) software module, which was also announced today in a separate press release.

Erez Bar-Niv, CTO of CEVA, commented: “Our multimedia product offerings leverage the full breadth of engineering expertise at CEVA, bringing together our processor, algorithm and tools engineering teams to deliver the most robust, end-to-end IP platform for developing advanced computational photography, computer vision and augmented reality applications in the industry. Following several major customer design wins, the growing community of developers creating software for our CEVA-MM3000 platforms is constantly seeking ways to simplify the software development flow in increasingly complex systems environments. The CEVA Application Developer Kit successfully addresses these challenges, bringing new levels of efficiency and productivity for software developers, including those who are traditionally used to working at the CPU level.” 

The CEVA Application Developer Kit (ADK) includes the following tools:

  • CEVA-CV  a standard library of more than 600 programming functions for computer vision processing, based on OpenCV and fully optimized for the CEVA-MM3000 platforms. CEVA-CV enables developers to use pre-optimized standard OpenCV kernels for their target application, resulting in quick time-to-market and optimal performance metrics. For example, CEVAs DVS module leverages a number of these functions, including Harris Corner, KLT feature detection, RANSAC, Kalman and Affine Transform.
  • SmartFrame – a software tool designed to handle all of the system resource requirements, including data transfers, DMA transactions and the execution of kernels, thereby abstracting the system architecture and automating frame handling for the application developer. The SmartFrame tool also supports kernel tunneling, whereby multiple functions can be linked together, minimizing memory bandwidth and overall system power consumption.
  • Real-Time OS (RTOS), Scheduler  DSP task management and scheduling software module, handling task prioritization and task switching.
  • CPU-DSP Link  a set of communication channels and system drivers for both the CPU and DSP platforms, which completely abstracts the CPU-DSP interface for the programmer. Automatic task offloading from the CPU to the DSP occurs through this Link.
  • CV API  software APIs on the CPU for a wide range of computer vision functions, including the CEVA-CV library, enabling the CPU programmer to easily utilize any module running on the DSP, while completely abstracting it.

To address specific customer requirements, these tools are delivered in source code format to CEVA licensees, allowing further customization and modifications.

The Application Developer Kit (ADK) is available for CEVA-MM3000 platform licensees today. 

About CEVA, Inc.

CEVA is the world’s leading licensor of silicon intellectual property (SIP) DSP cores and platform solutions for the mobile, portable and consumer electronics markets. CEVA’s IP portfolio includes comprehensive technologies for cellular baseband (2G / 3G / 4G), multimedia (vision, imaging and HD audio), voice processing, Bluetooth, Serial Attached SCSI (SAS) and Serial ATA (SATA). In 2012, CEVA’s IP was shipped in over 1.1 billion devices, powering smartphones from many of the world’s leading OEMs, including HTC, Huawei, LG, Nokia, Motorola, Samsung, Sony, TCL and ZTE. Today, more than 40% of handsets shipped worldwide are powered by a CEVA DSP core. For more information, visit www.ceva-dsp.com. Follow CEVA on twitter at www.twitter.com/cevadsp.


Leave a Reply

featured blogs
Apr 13, 2021
If a picture is worth a thousand words, a video tells you the entire story. Cadence's subsystem SoC silicon for PCI Express (PCIe) 5.0 demo video shows you how we put together the latest... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Apr 12, 2021
The Semiconductor Ecosystem- It is the definition of '€œHigh Tech'€, but it isn'€™t just about… The post Calibre and the Semiconductor Ecosystem appeared first on Design with Calibre....
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...
Apr 7, 2021
We explore how EDA tools enable hyper-convergent IC designs, supporting the PPA and yield targets required by advanced 3DICs and SoCs used in AI and HPC. The post Why Hyper-Convergent Chip Designs Call for a New Approach to Circuit Simulation appeared first on From Silicon T...

featured video

Meeting Cloud Data Bandwidth Requirements with HPC IP

Sponsored by Synopsys

As people continue to work remotely, demands on cloud data centers have never been higher. Chip designers for high-performance computing (HPC) SoCs are looking to new and innovative IP to meet their bandwidth, capacity, and security needs.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

Featured Chalk Talk

Accelerate HD Ultra-Dense Multi-Row Mezzanine Strips

Sponsored by Mouser Electronics and Samtec

Embedded applications are putting huge new demands on small connectors. Size, weight, and power constraints are combining with new signal integrity challenges due to high-speed interfaces and high-density connections, putting a crunch on connectors for embedded design. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the new generation of high-performance connectors for embedded design.

More information about Samtec AcceleRate® HD Ultra-Dense Mezzanine Strips: