industry news
Subscribe Now

Applied Materials Unveils New Epitaxy Technology for High-Performance Transistors

SANTA CLARA, Calif., July 8, 2012 – Applied Materials, Inc. is extending its decade-long leadership in epitaxial (epi) technology with a newly developed NMOS transistor application for its Applied Centura® RP Epi system. This capability supports the industry’s move to extend epi deposition from PMOS transistors to NMOStransistors at the 20nm node, enabling chipmakers to build faster devices and deliver next-generation mobile computing power.

“Epi is an essential building block for high-performance transistors, delivering a gain in speed equivalent to that obtained by scaling half a device node,” said Steve Ghanayem, vice president, Transistor and Metallization Products in Applied Materials’ Silicon Systems Group. “By implementing an NMOS epi process in addition to established PMOS epi, we’re enabling foundry customers to further enhance their transistor performance for next-generation devices.”

Since the 90nm device node, strained selective epi films with in-situ doping have improved mobility and reduced electrical resistance in PMOS transistors, thereby increasing their speed. Applying selective epi in NMOS transistors delivers a similar boost, which enhances overall chip performance. By delivering this enabling technology for both types of transistors, Applied Materials is supporting industry efforts to meet the ever increasing demand for faster and greater computational power for multi-functional mobile products. This increase in performance helps our customers to deliver advanced capabilities, such as improved multi-tasking and higher-quality graphics and image processing.

The Centura RP Epi system is the production-proven leader in PMOS epi applications. With today’s announcement, the system’s portfolio now includes selective deposition of films in targeted regions of NMOS transistors. Applied Materials’ market-leading, proprietary epi technologies enable deposition of high quality strained films with precise placement of dopant atoms. Tight manufacturing process controls result in excellent film properties, uniformity, and exceptionally low defect levels. These qualities resolve multiple performance issues, including resistivity of critical electrical layers.

Central to the market leadership of the Applied Centura RP Epi system is its integrated low-temperature pre-clean Siconi® technology. Integrating the pre-clean and epi processes on the same vacuum platform, eliminates queue time and reduces interfacial contamination by more than an order of magnitude over stand-alone systems, creating pristine silicon surfaces for defect-free epi crystal growth.  

Applied Materials, Inc. (Nasdaq:AMAT) is the global leader in providing innovative equipment, services and software to enable the manufacture of advanced semiconductor, flat panel display and solar photovoltaic products. Our technologies help make innovations like smartphones, flat screen TVs and solar panels more affordable and accessible to consumers and businesses around the world. Learn more at www.appliedmaterials.com.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Extend Coin Cell Battery Life with Nexperia’s Battery Life Booster
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Amelia Dalton and Tom Wolf from Nexperia examine how Nexperia’s Battery Life Booster ICs can not only extend coin cell battery life, but also increase the available power of these batteries and reduce battery overall waste. They also investigate the role that adaptive power optimization plays in these ICs and how you can get started using a Nexperia Battery Life Booster IC in your next design.  
Mar 22, 2024
7,702 views