industry news
Subscribe Now

Atrenta and Mentor Collaborate on SoC Power Signoff

SAN JOSE, Calif — May 30, 2013 — Atrenta Inc., the leading provider of SoC Realization solutions for the semiconductor and consumer electronics industries, today announced that it is collaborating with Mentor Graphics Corporation (NASDAQ: MENT) to enable accurate, signoff quality power estimation at the register transfer level (RTL) for the entire system on chip (SoC) device. The project aims to radically improve SoC design efficiency by facilitating RTL power estimation  for designs in excess of 50 million gates, running actual software scenarios over hundreds of millions cycles, resulting in large simulation data sets in excess of 10Gbytes.

The collaboration between the two companies has resulted in an interface between the Mentor Veloce2 emulator and Atrenta’s SpyGlass Power RTL power estimation tool to allow estimation of SoC power and validation of power budgets at the full-chip level. The interface files from the emulator significantly differ from files generated by standard RTL simulation tools since they are optimized for large data sets over millions of cycles. The collaboration enables SpyGlass Power to consume specific data generated by Veloce2 in switching activity interface format (SAIF) and files system database (FSDB) industry formats. 

 Traditionally, RTL power estimation is performed at the block level due to the lack of full-chip SoC simulation data for accurate dynamic power estimation in the different functional modes of the chip. SoC power is then calculated by adding the power numbers of the sub-blocks. The sum of the power of the blocks does not always correlate to the total power consumed by the chip due to the activity caused by complex interfaces between the sub-blocks. This often results in surprises during the final tapeout as the power budgets for the SoC can be way off. 

“This collaboration will enable our customers to get signoff quality power estimates at RTL for the full SoC thanks to activity profiles generated by Mentor’s Veloce2 emulator while running actual embedded and application software,” said Piyush Sancheti, vice president of product marketing at Atrenta. “RTL power estimation with realistic application scenarios is a winning combination for low power design and optimization.” 

“Mentor is dedicated to providing the best possible low-power design and verification tools to drive our customer’s success,” said Eric Selosse, vice president and general manager, Mentor Emulation Division. “The cooperation with Atrenta is significant for Mentor and our customers to make sure that power issues get resolved early in the design cycle.”

Atrenta and Mentor Graphics will showcase the results of this collaboration in their respective booths at the 50th Design Automation Conference (DAC) in Austin, Texas. For details and signup, please visit http://www.atrenta.com/DAC2013/sessions.php and http://www.mentor.com/events/design-automation-conference.  The Veloce2/SpyGlass Power flow is available now. The respective tools can be purchased from Mentor Graphics and Atrenta.

About Atrenta

Atrenta’s SpyGlass® Predictive Analysis software platform significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. SpyGlass functions like an interactive guidance system for design engineers and managers, finding the fastest and least expensive path to implementation for complex SoCs.

SpyGlass from Atrenta: Insight. Efficiency. Confidence.   www.atrenta.com   

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $1,015 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:http://www.mentor.com/.

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

How NV5, NVIDIA, and Cadence Collaboration Optimizes Data Center Efficiency, Performance, and Reliability

Sponsored by Cadence Design Systems

Deploying data centers with AI high-density workloads and ensuring they are capable for anticipated power trends requires insight. Creating a digital twin using the Cadence Reality Digital Twin Platform helped plan the deployment of current workloads and future-proof the investment. Learn about the collaboration between NV5, NVIDIA, and Cadence to optimize data center efficiency, performance, and reliability. 

Click here for more information about Cadence Data Center Solutions

featured paper

Navigating design challenges: block/chip design-stage verification

Sponsored by Siemens Digital Industries Software

Explore the future of IC design with the Calibre Shift left initiative. In this paper, author David Abercrombie reveals how Siemens is changing the game for block/chip design-stage verification by moving Calibre verification and reliability analysis solutions further left in the design flow, including directly inside your P&R tool cockpit. Discover how you can reduce traditional long-loop verification iterations, saving time, improving accuracy, and dramatically boosting productivity.

Click here to read more

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
26,374 views