industry news
Subscribe Now

Real Intent to Exhibit at SNUG Designer Community Expo in Silicon Valley

SUNNYVALE, CALIF. – (MARKET WIRE) Mar. 18, 2013 – 

Who:

Real Intent, whose advanced verification solutions accelerate electronic design sign-off, eliminate complex failures in SoCs, and lead the market in performance, capacity, accuracy and completeness

What:

Will exhibit its Ascent products for early functional verification prior to synthesis, and its Meridian products for advanced sign-off verification not possible with simulation or static timing analysis at the Synopsys® Designer Community Expo at the Synopsys Users Group (SNUG) Silicon Valley 2013 next week. Real Intent will be showcasing how Real Intent’s Meridian CDC and Ascent XV work with Synopsys’ industry-leading VCS® verification solution as a part of the IC Verification community.

  • Ascent Lint is the industry’s fastest and lowest-noise RTL lint solution.
  • Ascent Implied Intent Verification (IIV) automatically finds elusive bugs in RTL to improve verification efficiency substantially and detect up to 50-percent of design functional errors prior to testbench development and simulation.
  • Ascent X-Verification System (XV) detects and isolates X-propagation issues early, in Verilog RTL, eliminating costly, painful gate-level debug, and preventing hidden functional bugs from slipping through to silicon.
  • Meridian CDC, the fastest, highest capacity and most precise CDC solution in the market, is the only solution that enables all aspects of CDC sign-off.
  • Meridian Constraints is the best-in-class comprehensive constraint management solution in the market.

The SNUG® Designer Community Expo (DCE) is a unique networking event featuring Synopsys and its ecosystem partners from across the electronics industry. At SNUG DCE, Synopsys users can interact with exhibitors and see the latest design enablement solutions spanning seven Designer Communities: Compute and Design Infrastructure, Custom Design and AMS Verification, FPGA, IC Design, IC Verification, IP, and System-Level Design. The event is open to all registered attendees of SNUG Silicon Valley.

When/Where:

Monday, Mar. 25, 2013, 4-8 p.m.

Santa Clara Convention Center – Hall B

5001 Great America Parkway

Santa Clara, CA 95054  

About Real Intent:

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
19,594 views