industry news
Subscribe Now

Altera to Build Next-Generation, High-Performance FPGAs on Intel’s 14nm Tri-Gate Technology

San Jose, Calif.,and Santa Clara, Calif., February 25, 2013—Altera Corporation andIntel Corporation today announced that the companies have entered into an agreement for the future manufacture of Altera FPGAs on Intel’s 14 nm tri-gate transistor technology. These next-generation products, which target ultra high-performance systems for military, wireline communications, cloud networking, and compute and storage applications, will enable breakthrough levels of performance and power efficiencies not otherwise possible. 

“Altera’s FPGAs using Intel 14 nm technology will enable customers to design with the most advanced, highest-performing FPGAs in the industry,” said John Daane, president, CEO and chairman of Altera. “In addition, Altera gains a tremendous competitive advantage at the high end in that we are the only major FPGA company with access to this technology.”

Altera’s next-generation products will now include 14 nm, in addition to previously announced 20 nm technologies, extending the company’s tailored product portfolio that meets myriad customer needs for performance, bandwidth and power efficiency across diverse end applications. 

“We look forward to collaborating with Altera on manufacturing leading-edge FPGAs, leveraging Intel’s leadership in process technology,” said Brian Krzanich, chief operating officer, Intel.  “Next-generation products from Altera require the highest performance and most power-efficient technology available, and Intel is well positioned to provide the most advanced offerings.”

Adding this world-class manufacturer to Altera’s strong foundation of leading-edge suppliers and partners furthers the company’s ability to deliver on the promise of silicon convergence; to integrate hardware and software programmability, microprocessors, digital signal processing, and ASIC capability into a single device; and deliver a more flexible and economical alternative to traditional ASICs and ASSPs.

About Intel

Intel (NASDAQ: INTC) is a world leader in computing innovation. The company designs and builds the essential technologies that serve as the foundation for the world’s computing devices. Additional information about Intel is available at newsroom.intel.com and blogs.intel.com.

About Altera

Altera® programmable solutions enable system and semiconductor companies to rapidly and cost effectively innovate, differentiate and win in their markets. Find out more about Altera’s FPGAsSoCsCPLDs and ASICs at www.altera.com. Follow Altera via FacebookRSS and Twitter, and by subscribing to product update emails and newsletters.
 

One thought on “Altera to Build Next-Generation, High-Performance FPGAs on Intel’s 14nm Tri-Gate Technology”

  1. This is HUGE news. We believe Intel is at least a process node ahead of all competitors in 14nm Tri-Gate (FinFET) development. Since Altera’s deal apparently precludes Xilinx from working with Intel on the technology, this could easily mean a full process node advantage for Altera’s FPGAs – starting in a couple of years. I did a blog post about it here:
    https://www.eejournal.com/blog/altera-partners-with-intel-for-14nm-tri-gate-fpgas4/

    What do you think?

Leave a Reply

featured blogs
Apr 23, 2025
Just when I thought the day was as strange as it could get, I ran across this video'¦...

featured paper

How Google and Intel use Calibre DesignEnhancer to reduce IR drop and improve reliability

Sponsored by Siemens Digital Industries Software

Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance.

Click here for more information

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
72,853 views