industry news
Subscribe Now

Latest Advances in FineSim Deliver Up to 2X Performance and Capacity Improvements

MOUNTAIN VIEW, Calif., Feb. 7, 2013 /PRNewswire/ —

Highlights:

  • Up to 2X simulation speed-up for memory designs
  • Up to 2X capacity improvement
  • Built-in HSPICE device modeling engine
  • FinFET (BSIM-CMG 106.1) model support

Synopsys, Inc. (NASDAQ: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced the availability of the latest release of its FineSim circuit simulator. The 2012.12 release of FineSim introduces new algorithms for layout resistance and capacitance (RC) parasitic reduction and complex on-chip power network simulation, enabling up to 2X simulation speed-up and capacity for post-layout simulation of a broad range of memory designs compared to previous versions of FineSim. In addition, this release of FineSim incorporates the industry-proven HSPICE® device modeling engine, which includes support for the FinFET BSIM-CMG 106.1 standard. The new built-in HSPICE modeling engine ensures that FineSim simulation results are consistent with HSPICE golden accuracy simulations.

“SK Hynix has deployed FineSim as its primary FastSPICE circuit simulation tool for advanced-node memory timing, power and reliability verification,” said Sang Il Lee, head of the Advanced Design CAE, Research and Development Division at SK Hynix. “The simulation speed and capacity improvements in the latest release of FineSim will allow us to handle the increased complexity and post-layout parasitic data of our next-generation memory designs, as well as maintain our overall memory verification productivity.”

Synopsys’ FineSim solution provides a unique high-performance circuit simulation technology that combines FastSPICE and SPICE simulation in a single executable, enabling designers to seamlessly switch between FastSPICE and SPICE simulation with no netlist reformatting or environment changes. This unique capability provides maximum flexibility and ease-of-use for circuit designers, enabling them to take advantage of FastSPICE performance when the highest throughput is needed and switch to SPICE mode when the highest simulation accuracy is critical. FineSim’s innovative multi-core/multi-machine simulation technology takes full advantage of existing compute infrastructure and can deliver superior speed and capacity scaling to shorten long simulation runs for complex memory and analog designs.

“FineSim leads the industry in DRAM, SRAM and Flash memory verification,” said Paul Lo, general manager and senior vice president of the Analog/Mixed-Signal Group at Synopsys. “Providing high circuit simulation performance, capacity and accuracy to our leading customers, such as SK Hynix, is a key priority for Synopsys. The latest release of FineSim delivers on our commitment to accelerate our customers’ innovation and enables them to keep up with the increasing complexity of advanced-node memory verification.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at http://www.synopsys.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Enabling the Evolution of E-mobility for Your Applications
The next generation of electric vehicles, including trucks, buses, construction and recreational vehicles will need connectivity solutions that are modular, scalable, high performance, and can operate in harsh environments. In this episode of Chalk Talk, Amelia Dalton and Daniel Domke from TE Connectivity examine design considerations for next generation e-mobility applications and the benefits that TE Connectivity’s PowerTube HVP-HD Connector Series bring to these designs.
Feb 28, 2024
6,808 views