industry news
Subscribe Now

Hitachi Cable, Ltd. Deploys ALINT™ on Next Generation FPGA Design

Henderson, NV –  January 7, 2013 – Aldec, Inc., the leading provider of design creation and verification solutions for semiconductor industry, announced today that Hitachi Cable, Ltd., (head office: Tokyo, Japan; hereafter, “Hitachi Cable”), the leading developer of communication and transmission technologies for the information and energy sectors, has adopted ALINT™ as a part of the RTL review and validation process in their corporate FPGA design flow.

Hitachi Cable performed an extensive analysis of ALINT on one of their current designs targeting the largest FPGA available in the market today. The product achieved the required critical mass from the engineering divisions to be deployed in its FPGA design flow to ensure early bug detection, perform automated code reviews and enforce uniform RTL coding style across the organization. 

“Based on a common fact that verification takes up to 70% of entire design cycle, we believe in starting verification tasks at the very early stages of design flow when cost and efficiency of fixing bugs are optimal”, said Koichiro Seto, General Manager, Hitachi Cable Core Technology Dept. “Since we started using ALINT, we have identified several critical problems in our current RTL design, including complex hierarchical issues that would otherwise result in excessive routing delays. We also worked diligently with Aldec-Japan local Applications Team to deploy automated code reviews based on STARC rules and custom design policies tuned to detect issues critical to our environment. So far we have seen many positive indicators of Aldec products helping us to attain excellent results and lower overall development cost.”

“We are pleased that Hitachi Cable has selected Aldec for their current and next generation FPGA designs, and we look forward to working further with Hitachi Cable as we expand our business in Japan”, said Dmitry Melnik, Product Manager, Aldec Software Division. “With FPGA designs being no simpler than ASICs nowadays, we are seeing more and more interest for traditionally ASIC tools and design policies from FPGA design teams. Well-known for a large FPGA user base, Aldec has incorporated many features key to the FPGA designers into ALINT, including the unique support for FPGA vendor primitives, precompiled FPGA vendor libraries, and lowest false violation ratios, making the tool stand out from competition, which has been proven once again by Hitachi Cable adopting ALINT.”

About Hitachi Cable

Hitachi Cable, Ltd. has been continually pursuing advanced transmission technologies in the fields of energy and information. Their business scope is expanding to such areas as industrial infrastructure products, electronic and automotive products, information systems devices and materials and metal materials and component products. To provide even greater speed, accuracy and efficiency in the areas of power and information transmission, Hitachi Cable will remain committed to developing products and services for a range of industrial fields. In fulfilling this commitment, the Company is supporting customers around the world while contributing to society. www.apresia.jp

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, ASIC Prototyping, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Current Sense Shunts
Sponsored by Mouser Electronics and Bourns
In this episode of Chalk Talk, Amelia Dalton and Scott Carson from Bourns talk about the what, where and how of current sense shunts. They explore the benefits that current sense shunts bring to battery management and EV charging systems and investigate how Bourns is encouraging innovation in this arena.
Jan 23, 2024
12,222 views