industry news
Subscribe Now

Express Logic’s NetX™ TCP/IP Stack Achieves Near-Wire Speed on Xilinx’s Zynq-7000 Platform

San Diego, CA, December 10, 2012  — Express Logic, Inc., the worldwide leader in royalty-free, real-time operating systems (RTOS), announced that its NetX™Duo TCP/IP stack has achieved an outstanding near-wire speed of 910-940 Mbps on Xilinx’s Zynq™-7000 All Programmable SoC, a new category of devices which combine an ARM® dual-core Cortex™-A9  MPCore™ processing system with advanced 28nm programmable logic. NetX Duo, Express Logic’s dual IPv4/IPv 6 TCP/IP stack supports over 12 application protocols, including TCP/IP, UDP, DHCP, FTP, SNMP, and others that make it ideal for the high-performance connectivity needs of today’s consumer, medical and industrial devices. NetX Duo’s functionality and efficiency enable Zynq-7000 devices to deliver a combination of maximum performance and robust connectivity, reducing design costs, and speeding time to market.

To achieve near-wire speeds, NetX Duo takes advantage of Zynq-7000’s gigabit Ethernet port, hardware checksum accelerator, and dedicated Ethernet MAC DMA engine that is integrated into its programmable logic, to maximize network transfer speed.Because TCP/IP stacks typically achieve significantly less than 100% of the hardware’s maximum capability, developers often have to choose faster, more expensive, power-hungry processors to gain desired network performance. In contrast, NetX Duo achieves 91-94% of maximum wire speed on Zynq-7000 devices running on only one of its 2 Cortex-A9 processors, freeing up the other A9 processor for functions that can run simultaneously without slowing network performance.

“Not all TCP/IP stacks are equal,” confirmed William E. Lamie, President of Express Logic. “In addition to our NetX Duo stack performing better than others, studies confirm that our users consistently achieve lower development costs and faster time to market. To reduce overall costs, developers should focus on stacks which are optimized to get the most out of the hardware. NetX Duo delivers outstanding performance on Zynq-7000 devices, warranting significant consideration by the performance-conscious developer.”

“The Ethernet throughput achieved by Express Logic’s NextX Duo stack on the Zynq-7000 All Programmable SoC is outstanding. The Zynq-7000 architecture was designed to enable the highest Ethernet throughput, and the NetX Duo performance results validate many of our architectural choices,” said Xilinx Director of Processing Technical Marketing Greg Brown,. “Ethernet is ubiquitous, and the NetX Duo stack offers a very appealing solution for many of the applications that the Zynq-7000 devices serve.”

NetX Duo performance was measured using iperf, the open-source benchmark tool that has become the industry standard for measuring network throughput. iperf runs on a Windows host connected to a Xilinx Zynq-7000 SoC ZC702 Evaluation Kit via Ethernet. The iperf TCP and UDP results were served by NetX Duo as a web page and displayed by Internet Explorer on the host PC.

Shipping and Availability ‘

NetX Duo is available in full source code form, royalty free, with project licenses starting at $18,750.

About Express Logic and ThreadX

Headquartered in San Diego, CA, Express Logic offers the most advanced run-time solution for deeply embedded applications, including the popular ThreadX® RTOS, the high-performance NetX™ TCP/IP stack, theFileX® embedded FAT-compatible file system, and the USBX™ Host/Device USB protocol stack. Most products from Express Logic include full source code and all have no run-time royalties. For more information about Express Logic solutions, please visit the Web site at www.expresslogic.com, call 1-858-613-6640, or e-mail inquires to info@expresslogic.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
7,162 views