industry news
Subscribe Now

Creonic Joins Aldec UNITE™ Partner Programme and Accelerates the Development of its IP Cores with Aldec Linting and Advanced Verification Tools

Basingstoke, United Kingdom – 14th November 2012 – Aldec Europe is pleased to announce that fast-growing, Germany-based IP provider Creonic GmbH, active in the field of wired and wireless communications, has joined Aldec’s UNITE™ Programme as an IP Partner.

As a member of the programme, Creonic guarantees its customers interoperability with Aldec’s EDA tools – most notably Active-HDL™Riviera-PRO™ and ALINT™ – and will offer precompiled simulation models of its IP cores; which will produce a significant gain in simulation performance.

Dr. Matthias Alles, CEO and co-founder of Creonic, comments: “We use Aldec’s solutions to accelerate the development of our cutting-edge IP cores. For example, ALINT is used heavily for design rule checking and Riviera-PRO is our chosen platform for advanced verification. We’re also a keen advocate of the functional coverage capability within the Open Source VHDL Verification Methodology (OS-VVM™), with which Aldec has strong ties.”

Creonic offers ready-for-use IP cores for many communications algorithms and the company’s areas of expertise include Forward Error Correction (e.g. LDPC and Turbo coding) and synchronization, as well as MIMO and OFDM.

Christina Toole, Corporate Marketing Manager of Aldec Inc., states: “Long-term relationships are the cornerstone of Aldec’s success, and through our UNITE™ Programme we are working with many of the industry’s most well-known vendors of EDA solutions, IP developers and training companies to benefit our mutual customers.” 

Alles concludes: “Through our use of Aldec’s EDA solutions and taking advantage of the OS-VVM we’re able to ensure our IP products comply with the highest requirements in terms of quality and performance. In addition, and a most welcome benefit, the UNITE™ programme has opened up new sales avenues for our IP offerings.”

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.www.aldec.com

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.

About Creonic

Founded in 2010, and a spin-off from the University of Kaiserslautern, Germany, Creonic develops IP cores as ready-for-use solutions for several communications algorithms, such as forward error correction (LDPC and Turbo coding), synchronization and MIMO. 

The company’s close collaboration with one of the leading research institutes in the field of communications ensures Creonic has access to the latest scientific findings and technologies; which are directly integrated into the company’s broad product and service portfolio to give Creonic’s customers around the world a competitive edge.

Creonic’s products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. www.creonic.com

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
34,516 views