industry news
Subscribe Now

Renesas Electronics Announces the Development of Smart Analog – A Fully Configurable Analog Front-end Technology Enabling Smarter Sensors

Renesas DevCon, Orange County, , Calif., October 22, 2012 — Renesas Electronics America, a premier supplier of advanced semiconductor solutions, today introduced Smart Analog, a technology innovation that stands to have a radical effect on the way engineers implement sensors in embedded designs.

Modern sensor devices are complex systems that require tuning of circuitry to convert the analog signals produced by the sensor itself into a signal appropriate for a microcontroller’s (MCU) analog-to-digital converter (ADC) subsystem. This iterative tuning process is time-consuming, adversely affecting time-to-market for most projects. The analog front end (AFE), an essential system building block to a sensor circuit, amplifies and/or filters sensor signals that are often weak, or its electrical configurations differ from the one used by the MCU. The AFE that performs this vital bridging function is often difficult to simulate and must be adjusted because of specific component behavior, board layout, and nearby noise sources. In many cases, engineers must use a trial-and-error method to calibrate the right analog circuit design.

Renesas is leveraging their technology expertise in both microcontrollers and analog ICs to develop Smart Analog, an ingenious yet simple way for embedded designers to configure their analog circuits speeding time-to-market, while leveraging the MCU to automate sensor trimming and correct for long-term drift resulting in a more intelligent sensor.

“We live in an analog world so the market is inundated with countless types of sensor technologies. As a result, the engineer has to spend a great amount of time testing and tuning their analog circuits to interface to these sensors,” said Ritesh Tyagi, senior director, Microcontroller Products & Solutions Marketing at Renesas Electronics America. “Smart Analog technology was specifically developed to significantly simplify this step in the design process and be reused as a common platform for different sensor variants.”

Key Features of the Smart Analog

  • 1) Configurable amplifier circuits that are adaptable to hundreds of sensor applications

    The Smart Analog technology implements a range of AFE topologies designed to be easily programmed to support countless types of sensors with a single device. The technology uses a set of configurable amplifier circuits, which can be tailored using an intelligent and intuitive software GUI. This configurability enables the engineer to adjust for sensor, board, noise and other characteristics without board-level experimentation. As Smart Analog is field programmable, the circuit characteristics can be modified for sensor drift after equipment is installed, therefore reducing service and maintenance costs for system vendors. With Smart Analog technology, sensors such as accelerometers, flow, ultrasonic distance, gas/chemical, or even human body sensors can be easily tuned to meet the system requirements for a wide range of industrial, commercial and medical applications.

  • 2) Low-power, Small Footprint Hardware Platform

    Smart Analog technology replaces the discrete components that typically measure and regulate sensor data, into a single semiconductor package. Discrete component count can be reduced by as much as a factor of ten, allowing for a much smaller overall footprint. Additionally, the power-on/off feature of each block of Smart Analog subsystem yields significant savings in power consumption, in some cases as much as 20 percent.

  • 3) Reduced Development Time and Cost

    You no longer need to be an analog expert to design your AFE. Engineers will be able to get their development projects up and running quickly and easily with the powerful GUI-based sensor configuration software tool that enables “on the fly” configuration and simulation of the analog front-end, by allowing the designer to easily change gain values or do offset tuning. This greatly simplifies sensor calibration and debugging and can reduce the overall design lead time between 3 to 8 months significantly lowering development costs.

    The Smart Analog technology expands Renesas’ portfolio of technology solutions to provide developers with a platform on which to innovate while focusing their core areas of expertise. A demonstration of the technology will be presented at this year’s Renesas Electronics DevCon 2012, in Orange County, CA. For more information about the Smart Analog platform, please visit www.am.renesas.com/SmartAnalog

About DevCon 2012

DevCon 2012 (October 22-25 in Orange County, California) is a four-day event encapsulating an environment of valuable technical information exchange, which will include personalized direct and interactive access to Renesas’ technology experts and partners from around the world. This year, DevCon will highlight technologies that are enabling a Smart Society. There will be hundreds of hours of lectures and hands-on labs on an array of technologies and application topics as well as discussion forums. To register and obtain the latest Renesas DevCon details and activities, visit Renesas Electronics DevCon 2012, follow @RenesasAmerica on Twitter or join the DevCon community on Facebook.

(Remarks) 
All other registered trademarks or trademarks are the property of their respective owners.

About Renesas Electronics America Inc.

Renesas Electronics America Inc., headquartered in Santa Clara, California, is a wholly owned subsidiary of Renesas Electronics Corporation (TSE: 6723), the world’s number one supplier of microcontrollers and a premier supplier of advanced semiconductor solutions including microcontrollers, SoC solutions, and a broad range of analog and power devices. In the Americas, Renesas Electronics America markets and sells industrial-type active-matrix LCD modules from NEC LCD Technologies, Ltd., a global leader in innovative display technologies. More information about the products offered by Renesas Electronics America can be found at http://am.renesas.com.

Leave a Reply

featured blogs
May 17, 2022
'Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and potential of Virtuoso® RF Solution and Virtuoso MultiTech. So, how does Virtuoso meet Maxwell? Now,... ...
May 17, 2022
Explore Arm's SystemReady program, and learn how we're simplifying hardware/software compliance through pre-silicon testing for Base System Architecture (BSA). The post Collaborating to Ensure that Software Just Works Across Arm-Based Hardware appeared first on From Silicon ...
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...
Apr 29, 2022
What do you do if someone starts waving furiously at you, seemingly delighted to see you, but you fear they are being overenthusiastic?...

featured video

Synopsys PPA(V) Voltage Optimization

Sponsored by Synopsys

Performance-per-watt has emerged as one of the highest priorities in design quality, leading to a shift in technology focus and design power optimization methodologies. Variable operating voltage possess high potential in optimizing performance-per-watt results but requires a signoff accurate and efficient methodology to explore. Synopsys Fusion Design Platform™, uniquely built on a singular RTL-to-GDSII data model, delivers a full-flow voltage optimization and closure methodology to achieve the best performance-per-watt results for the most demanding semiconductor segments.

Learn More

featured paper

Intel Agilex FPGAs Deliver Game-Changing Flexibility & Agility for the Data-Centric World

Sponsored by Intel

The new Intel® Agilex™ FPGA is more than the latest programmable logic offering—it brings together revolutionary innovation in multiple areas of Intel technology leadership to create new opportunities to derive value and meaning from this transformation from edge to data center. Want to know more? Start with this white paper.

Click to read more

featured chalk talk

224 Gbps Data Rates: Separating Fact from Fiction

Sponsored by Samtec

Data rates are getting faster with each passing year. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns from Samtec to separate fact from fiction when it comes to 224 Gbps data rates. They take a closer look at the design challenges, the tradeoffs, and architectural decisions that we will need to consider when designing a 224 Gbps design. They also investigate the variety of interconnect solutions that Samtec offers for your next 224 Gbps design.

Click here for more information about Silicon-to-Silicon Application Solutions from Samtec