industry news
Subscribe Now

Avnet Electronics Marketing Announces Global SpeedWay Design Workshops™ Featuring the Xilinx Zynq-7000 All Programmable SoC

PHOENIX—October 22, 2012 — Avnet Electronics Marketing, an operating group of Avnet, Inc. (NYSE: AVT), announced today a series of SpeedWay Design Workshops™ focused on the Xilinx, Inc.® (NYSE: XLX) Zynq™-7000 All Programmable SoC. These technical training sessions take place in locations across the Americas, Europe and Asia. The Xilinx Zynq-7000 All Programmable SoC SpeedWay Design Workshops™ feature a choice of three day-long sessions run by Avnet technical experts. For more information, and to see the locations and course availability, visit: www.em.avnet.com/zynqspeedways.

“Avnet’s technical team created this seminar series to meet the needs of engineers who are either new to FPGAs, are looking to enhance their current design capabilities, or are designing complex embedded applications,” said Tim Barber, senior vice president, design chain business development, Avnet Electronics Marketing. “Utilizing the flexibility of the Zynq SoC ZedBoard™, engineers will receive hands-on training that goes beyond products — and focuses on finding new ways to get technology to market faster.”

Avnet’s Zynq-7000 All Programmable SoC SpeedWay Design Workshops™ feature three day-long sessions that can be taken independently based on an engineer’s design needs or desired outcome. Engineers can choose to participate in any or all of the following sessions:

Introduction to Zynq-7000 All Programmable SoC (Cost $100): This course demonstrates the techniques and tools to create a basic Zynq-7000 SoC design. Through a series of instructor presentations and hands-on labs, hardware and firmware developers will learn the required steps for creating a complete Zynq-7000 SoC design on the ZedBoard. The Zynq architecture is explained, including the ARM® Cortex™-A9 processing system (PS) and the 7 series programmable logic (PL).

Linux on Zynq-7000 All Programmable SoC (Cost $100): This course explores the Linux operating system running on the Xilinx Zynq-7000 SoC. Starting with a pre-built hardware platform, the hands-on lab allows engineers to build an embedded Linux system from the beginning. An application and device driver are developed to interface to a custom hardware peripheral. A key objective for the course is to show how the ARM processing system and programmable logic work together inside a Linux framework.

Analog Devices and Xilinx Zynq-7000 All Programmable SoC Software-Defined Radio (Cost $200): This course focuses on the integration of high-speed analog signal chain from RF to baseband, with Zynq-7000 All Programmable SoC-based digital signal processing techniques for wireless communications. Topics will include high-speed analog signal chain, direct conversion radio architecture, high-speed data converter interface and FPGA-based digital signal processing for software defined radio. Attendees will work with the latest generation Analog Devices high-speed data converters, RF and clocking, combined with Xilinx Zynq-7000 All Programmable SoC. 

“The Zynq-7000 All Programmable SoC gives embedded developers new levels of flexibility and scalability needed to keep up with the continuing convergence of digital systems and signal intensive applications,” said Ron Sartori, director of worldwide distribution at Xilinx. “The new SpeedWay Design Workshops™ will help developers understand how to make the best use of the parallelism of the programmable logic and the system and analytical capabilities of the processing system for a broad range of applications.”

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
11,833 views