industry news
Subscribe Now

Solido Design Automation Joins IPL Alliance to Support Open Interoperable Analog Design Constraints Standards

MOUNTAIN VIEW, Calif., Oct. 10, 2012 /PRNewswire/ — The Interoperable PDK Libraries (IPL) Alliance announced today that Solido Design Automation Inc., an electronic design automation (EDA) software provider for variation-aware custom integrated circuit (IC) design, has joined the IPL Alliance, a standards organization whose charter is to establish an interoperable custom design ecosystem. Solido Design Automation plans to support IPL’s Interoperable Analog Design Constraint Standard 1.1.

The IPL Alliance, which includes major EDA, semiconductor and foundry companies, is an industry standards organization established to develop an interoperable ecosystem for custom IC design. Its current focus is to create and promote standards for interoperable PDKs (iPDK) and analog constraints. The IPL Alliance released the industry’s first open standard for iPDKs for analog/mixed-signal designs in February 2010. The iPDK standard is based on the OpenAccess database and uses standard languages and a unified architecture to enable interoperability among all EDA vendor tools. IPL Alliance also released the standard for interoperable design constraints in June 2011; IPL Constraint specification version 1.1 is available to IPL members. IPL Constraint 1.1 allows designers to enter constraints and design intent once and use them across multiple EDA tools in their design flows, improving productivity and quality of results while reducing time to market.

“Solido is pleased to join the IPL alliance and provide our variation-aware expertise to a constraint-driven, yield-driven design flow,” said Amit Gupta, president and CEO of Solido Design Automation Inc. “IPL constraints are open and interoperable, enabling Solido to collaborate on manufacturing-aware design automation tools for the latest nanometer process technologies. We plan to support the IPL constraint standards in our product offerings as part of our commitment to provide best-in-class yield-aware tools for custom analog and digital design.”

“IPL Alliance is committed to standardizing analog design constraints to enable design automation and improve productivity for analog and mixed-signal designers,” said Jingwen Yuan, president of the IPL Alliance and strategic alliance manager at Synopsys. “We welcome the addition of Solido Design Automation to participate in the definition, implementation and validation of the standard.” 

About Solido Design Automation Inc.

Solido Design Automation Inc. is a leading provider of analysis and design software for high yield and performance IP and systems-on-a-chip (SOCs). Solido plays an essential role in de-risking the variation impacts associated with the move to smaller processes, providing design teams maximum yield at the performance edge of memory, standard cell, low power and analog/RF design. Solido’s efficient software solutions address the exponential analysis at advanced process nodes without compromising time-to-market. The privately held company is venture capital funded and has offices in the USA, Canada, Asia and Europe. For further information, visit www.solidodesign.com or call 306-382-4100.

About the IPL Alliance

The IPL Alliance is an industry standards organization established to develop an interoperable ecosystem for custom design by creating and promoting interoperable PDK standards. There are currently 30 semiconductor and EDA company members. For more information, please visit the IPL Alliance website at http://www.IPLnow.com or contact info@iplnow.com 

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
24,581 views