industry news
Subscribe Now

EMA Automates the Library Creation Process For Engineers and PCB Designers

Rochester, NY – EMA Design Automation™ (ema-eda.com), one of the world’s largest Electronic Design Automation Value Added Resellers, announced the release of EDABuilder, an application automating the creation of both schematic symbols and the corresponding PCB footprints / land patterns, reducing library creation to a fraction of the time.

“Creating schematic symbols and PCB footprints is a constant challenge,” said Manny Marcano, president and CEO of EMA. “The traditional process is laborious, time consuming, and error prone. We created EDABuilder so that our customers could spend more time focusing on actual conceptual design rather than on mundane administrative tasks. Helping recover ‘engineering time’ is the best return on investment that we can provide.”

EDABuilder contains the most advanced PDF extraction of vendor component data sheets. Data can be extracted from complex tables and diagrams, including BGA maps or SOIC diagrams. Content and data structures are extracted in minutes, versus days with a manual approach. Intelligent symbol partitioning allows a designer to use a higher level of abstraction to assign the symbol pins. Pin assignments can be made to pin interface groups in both automatic and interactive modes. Other functions include an easy to use select and drop between pin tables and the symbol, assign and partition the pins to symbols, as well as the ability to move pins onto the symbols, between symbols, and back to the spreadsheet.

PCB footprint generation fully supports both the IPC-7351 standard and user defined requirements across a broad range of component families. The process, driven by rules, settings, and form entered component dimensioning, accurately builds parts in a consistent and repetitive process. Footprint pads can be chosen from D-shape, oblong, or rectangular. Additionally, users can customize a specific pad shape with rounding or chamfering specifications. Pad stacks are user configurable and can be assigned to unique locations including corner pads or specific row/column positions.

Providing a single environment for PCB library generation avoids the common problem of mismatched symbol and footprint models. All too often, discrepancies between symbols and footprints are found in the middle of the design process leading to lost time and costly rework. This is a hard problem to solve since most design teams build their schematic and PCB libraries using separate tools making verification difficult. EDABuilder ensures that the symbol and footprint match from the start with its unified design environment, easy cross probing, and rigorous verification checks. This level of integration between the PDF data sheet, schematic symbol, and PCB footprint represents the next advancement in the library development process.

“With built-in exports to the Cadence OrCAD and Allegro Design Flows, along with optional exports for a host of other tools, design teams can take advantage of the cost and time savings inherent in a single source, multiple export library creation flow,” added Marcano.

EMA is hosting a webinar to demonstrate EDABuilder and its unique capabilities. EDABuilder is available now starting at $2,495. To sign up for the webinar or for more information, visit us at ema-eda.com/EDABuilder or call 800-813-7494.

About EMA Design Automation, Inc.

EMA Design Automation is a value added innovator offering a complete range of electrical and mechanical CAD tools, product lifecycle management systems, services, training, and technical support. EMA is a Cadence® Channel Partner serving all of North America, an Autodesk Authorized Value Added Reseller, and is an Authorized North American Distributor of Aldec® Active-HDL™. EMA manufactures the Component Information Portal™ (CIP), TimingDesigner®, and CircuitSpace, and all are distributed through a worldwide network of value added resellers. EMA is a privately held corporation headquartered in Rochester, New York. Visit EMA at ema-eda.com for more information.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

GaN FETs: D-Mode Vs E-mode
Sponsored by Mouser Electronics and Nexperia
The use of gallium nitride can offer higher power efficiency, increased power density and can reduce the overall size and weight of many industrial, automotive, and data center applications. In this episode of Chalk Talk, Amelia Dalton and Giuliano Cassataro from Nexperia investigate the benefits of Gan FETs, the difference between D-Mode and E-mode GaN FET technology and how you can utilize GaN FETs in your next design.
Mar 25, 2024
6,134 views