industry news
Subscribe Now

Cadence Publishes Comprehensive Book on Mixed-Signal Methodology

SAN JOSE, Calif., 13 Aug 2012 – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced availability of the critically acclaimed and much anticipated comprehensive design methodology book for chip designers and CAD engineers that focuses on current and future advanced mixed-signal design challenges and solutions. The “Mixed-Signal Methodology Guide” provides an overview of the design, verification and implementation methodologies required for advanced mixed-signal designs. The book brings together top mixed-signal design experts from across the industry — including authors from Boeing, Cadence®, ClioSoft and Qualcomm — to address the complex problems facing the mixed-signal design community. 

The growing complexity of today’s mixed-signal designs requires major changes in design methodology to both increase productivity and deliver high quality products on time. This wide-ranging compendium examines in depth such topics as AMS behavioral modeling, mixed-signal metric-driven verification, concurrent mixed-signal physical implementation, analog scaling at advanced nodes, IC package integration and data management for mixed-signal designs. 

The volume is intended for design teams looking for improvements in their mixed-signal design flows. For managers, it provides an overview of modern mixed-signal methodologies to make it easier to understand and plan for investment in design capabilities and skills. The guide also helps analog and digital designers value the domains and disciplines of one another and learn about more efficient ways to collaborate, which is critical for the overall success of mixed-signal projects. 

Comments from leading mixed-signal design companies: 

“The Mixed-Signal Methodology Guide is an outstanding resource for both new and experienced circuit designers to understand the many facets of mixed-signal design and verification,” said Dr. Kush Gulati, , general manager for Advanced IP Development at Maxim Integrated Products and co-founder of Cambridge Analog Technologies. “The many real-world examples provided in this book, along with the provided example code, make this book a must-read for anyone involved in the day-to-day design of mixed-signal systems.” 

“Modern mixed-signal design require new methodologies to improve productivity, reduce design time and achieve silicon success,” said Hao Fang, engineering director at LSI. “The Mixed-Signal Methodology Guide is a thorough reference book on advanced verification and implementation methodologies. It will be particularly useful to mixed-signal verification engineers for its coverage of analog behavioral modeling, and assertion and metric driven verification methodology as applied to analog and mixed-signal design.” 

“With the growing demand for mixed-signal ICs, now is the time for the industry to upgrade their approach to mixed-signal design,” says David Peterman, EDA Strategy Manager, Texas Instruments, “The Mixed-Signal Methodology Guide is a solid step in the right direction. The verification and implementation techniques and design examples provide valuable guidance for engineers addressing the challenges in advanced mixed-signal designs.” 

Now available:

The 408 page “Mixed-Signal Methodology Guide,” featuring a foreword by industry pioneer Alberto Sangiovanni-Vincentelli, is available now at Lulu.com and will be available soon at Amazon.com. For more details about the book and ordering information- go to: www.cadence.com/msmguide. For more information about other Cadence publications–go to www.cadence.com/cadence/publications.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Leave a Reply

featured blogs
Nov 25, 2020
It constantly amazes me how there are always multiple ways of doing things. The problem is that sometimes it'€™s hard to decide which option is best....
Nov 25, 2020
[From the last episode: We looked at what it takes to generate data that can be used to train machine-learning .] We take a break from learning how IoT technology works for one of our occasional posts on how IoT technology is used. In this case, we look at trucking fleet mana...
Nov 25, 2020
It might seem simple, but database units and accuracy directly relate to the artwork generated, and it is possible to misunderstand the artwork format as it relates to the board setup. Thirty years... [[ Click on the title to access the full blog on the Cadence Community sit...
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...

featured video

Improve SoC-Level Verification Efficiency by Up to 10X

Sponsored by Cadence Design Systems

Chip-level testbench creation, multi-IP and CPU traffic generation, performance bottleneck identification, and data and cache-coherency verification all lack automation. The effort required to complete these tasks is error prone and time consuming. Discover how the Cadence® System VIP tool suite works seamlessly with its simulation, emulation, and prototyping engines to automate chip-level verification and improve efficiency by ten times over existing manual processes.

Click here for more information about System VIP

featured paper

Keys to quick success using high-speed data converters

Sponsored by Texas Instruments

Whether you’re designing an aerospace system, test and measurement equipment or automotive lidar AFE, hardware designers using high-speed data converters face tough challenges with high-frequency inputs, outputs, clock rates and digital interface. Issues might include connecting with your field-programmable gate array, being confident that your first design pass will work or determining how to best model the system before building it. In this article, we take a look at each of these challenges.

Click here to download the whitepaper

Featured Chalk Talk

Maxim's First Secure Micro with ChipDNA PUF Technology

Sponsored by Mouser Electronics and Maxim Integrated

Most applications today demand security, and that starts with your microcontroller. In order to get a truly secure MCU, you need a root of trust such as a physically unclonable function (PUF). In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis of Maxim Integrated about how the Maxim MAX32520 MCU with PUF can secure your next design.

Click here for more info about Amphenol RF 5G Wireless Connectors