industry news
Subscribe Now

TVS Validates UVM based VIP with Aldec’s Riviera-PRO Platform

United Kingdom – July 17, 2012 – Aldec, Inc. and Test and Verification Solutions, Ltd. (TVS) partner to deliver new Verification IP (VIP) via Aldec’s Unite IP Partner ecosystem. TVS offers asureVIP™, a highly flexible and configurable UVM/OVM or eRM compliant VIP portfolio, now validated with Riviera-PRO™.  Aldec’s growing customer base can now access a complete set of off-the-shelf VIP components (SPI, I2C, SDCARD, UART, AHB, AXI-4, USB, and others) from TVS which can be integrated into their SOC verification platform.

“TVS’ engineering team experienced an immediate productivity increase following training provided by dedicated Aldec support staff on the advanced debugging features available within Riviera-PRO framework,” said Mike Bartley, TVS CEO, “The positive synergy on the technical side and core values in general from both TVS and Aldec will help strive to deliver innovative, yet cost-effective verification solutions that increase designers productivity, under ever increasing workloads and budget constraints.”

“With increased complexity of designs, VIPs are becoming increasingly important for ASIC and FPGA verification. With TVS joining Aldec IP partner ecosystem, our customers benefit from immediate availability of numerous VIPs pre-validated with Aldec IEEE and OVM/UVM compliant tools,” said Dmitry Melnik, Aldec Product Manager, Riviera-PRO.  “The relationship enables our customers to leverage the VIP with assurance of compliance within Riviera-PRO to complete their designs within budget and schedule.”

Availability

Riviera-PRO is available from Aldec and its authorized world-wide distributors. The asureVIP™ VIP cores are available directly from TVS in IEEE P1735 encrypted and open source code formats.

About TVS

Test and Verification Solutions, Ltd. (TVS) delivers software test and hardware verification services to the semi-conductor industry and provides consultancy, training and execution services around the world. www.testandverification.com

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com 

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
16,064 views