industry news
Subscribe Now

Fujitsu Semiconductor Selects Cadence Signoff Solution for Its Newest Reference Design Flow

SAN JOSE, CA–(Marketwire – July 17, 2012) – Timing signoff closure has become an increasingly significant bottleneck due to the increase in modes and corners required for analysis and the divergence of timing results between implementation and signoff timing tools. Furthermore, the complexity of today’s designs requires the ability to do complete physically-aware MMMC signoff during ECO for rapid timing closure. To accomplish this requires a deep integration between physical and signoff design tools and a fundamentally new approach to software architecture. All of this can be done today uniquely with Cadence Encounter Timing System. The Encounter Timing System’s physically aware timing ECO met Fujitsu’s qualification criteria, and was incorporated into its production reference design flow.Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that Fujitsu Semiconductor Limited adopted the Cadence® Encounter® Timing System for timing signoff after engineers from Fujitsu Semiconductor and Fujitsu VLSI Limited, a group company of Fujitsu Semiconductor, completed a comprehensive competitive benchmark across a series of ASIC/ASSP and SoC designs. Using Cadence technology, Fujitsu Semiconductor said that 99% of hold violations were resolved after just one iteration through the ECO flow. In addition, negligible impact was made to setup time, and better routability was achieved when compared to another vendor’s signoff product. Cadence Encounter Timing System delivered comprehensive physically-aware, multi-mode, multi-corner (MMMC) analysis across the design flow, engineering change orders (ECOs), and final signoff.

“After a careful qualification study, we determined that Cadence signoff technology is a very effective path to get our chips to signoff closure,” said Akihiro Yoshitake, vice president, SoC Design Engineering Division, IP & Technology Development Unit at Fujitsu Semiconductor Limited. “Multi-mode, multi-corner timing analysis and physically aware signoff timing optimization provide the key elements in fixing the remaining timing violations at the final timing verification stage. We expect the Cadence signoff solution, which includes these features, will drive further timing closure efficiency improvements in our design flow.”

Cadence Encounter Timing System and QRC Extraction are essential elements within the design implementation environment. The tight integration between them improves timing convergence throughout the design flow and greatly reduces time to design closure. While traditional flows require a serial, multi-step iterative process between physical implementation and signoff, the integrated signoff technology inside the Cadence digital implementation flow enabled Fujitsu Semiconductor to reduce the number of ECO loops due to deterministic placement of new cells while optimizing performance and area for its large, high-performance designs.

“At the latest advanced nodes, a comprehensive multi-mode, multi-corner optimized design and signoff ECO flow is a must-have to keep design schedules under control and to deliver superior results in silicon,” said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. “Encounter Timing System uniquely offers this capability today and delivers a significant competitive advantage for our users. We are pleased to be working closely with leading companies like Fujitsu Semiconductor to help drive these exceptional time-to-market and quality-of-silicon results.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!
Apr 20, 2026
24,478 views