industry news
Subscribe Now

Imec First to Demonstrate Nanophotonics Components on 300mm Silicon Photonics Wafers Using Optical Lithography

SEMICON WEST (San Francisco, USA) – July 9, 2012 – Imec today announces the world-first realization of functional sub-100nm photonics components with optical lithography on 300mm silicon photonics wafer technology. Using 193nm immersion lithography, imec achieved the lowest propagation loss ever reported in silicon wire waveguides, and succeeded in patterning simpler and more efficient fiber couplers. Imec’s achievement is an important step in bringing Si photonics technology in line with CMOS industry standards.

Imec’s industrial affiliation program on optical I/O explores the use of photonics solutions for realizing high-bandwidth I/O in high performance computing systems. The program is developing Si photonics processes, devices and circuits using state-of-the-art CMOS fabrication processes. Until now, many nanophotonics components have only been demonstrated using lab-scale techniques such as e-beam lithography. Imec succeeded to demonstrate functional Si nanophotonics devices on industry-compatible 300mm wafers using 193nm immersion lithography and 28nm CMOS processes. This achievement is crucial in bringing Si photonics technology to CMOS industry adoption.

The optical waveguides on 300mm wafers have a very low propagation loss well below 1dB/cm. Moreover, imec patterned sub-wavelength features and demonstrated optical fiber-chip couplers using 193nm immersion lithography. By applying 193nm immersion lithography for patterning waveguides as well as fiber couplers, imec eliminated one patterning step in the processing of photonics devices. This resulted in a significant reduction of the processing cost. By demonstrating low phase errors on 450nm arrayed waveguide gratings, imec’s patterning platform using 45nm mask technology and 193nm immersion lithography has proved it can yield a very uniform waveguide width within a device.

“Imec’s results are an important step in bringing Si photonics technology in line with CMOS industry standards,” said Philippe Absil, Director of the optical I/O program at imec. “Our achievement with 193nm immersion lithography and 28nm CMOS processes on 300mm wafers is an important step in Si photonics development to demonstrate the manufacturability of highly integrated components. Possible applications are next-generation short-reach interconnects, which we expect to go into manufacturing by 2015.”

These results were obtained in cooperation with INTEC, imec’s associated lab at the Ghent University, and with imec’s key partners in its core CMOS programs Globalfoundries, INTEL, Micron, Panasonic, Samsung, TSMC, Elpida, SK Hynix, Fujitsu, Toshiba/Sandisk, and Sony.

Left (top) Deeply etched sub-wavelength photonic crystal fiber-chip coupler and (bottom) its coupling efficiency in comparison to standard ine/space grating based fiber-chip couplers, right (top) Photonic wire direction couplers with 100 nm coupling gap and (bottom) propagation loss of photonic wire.

Leave a Reply

featured blogs
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
39,985 views